projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Removed RTLIL::SigSpec::optimize()
[yosys.git]
/
techlibs
/
2014-07-17
Clifford Wolf
Fixed simlib.v model for $mem
tree
|
commitdiff
2014-07-16
Clifford Wolf
Merged new $mem/$memwr WR_EN interface
tree
|
commitdiff
2014-07-16
Clifford Wolf
Updated simlib to new $mem/$memwr interface
tree
|
commitdiff
2014-04-02
Clifford Wolf
Added SIMLIB_NOLUT to simlib.v
tree
|
commitdiff
2014-04-02
Clifford Wolf
Added SIMLIB_NOSR to simlib.v
tree
|
commitdiff
2014-03-31
Clifford Wolf
Added support for dlatchsr cells
tree
|
commitdiff
2014-03-11
Clifford Wolf
Merged addition of SED makefile variable from github...
tree
|
commitdiff
2014-03-10
Siesh1oo
- Makefile, techlibs/common/Makefile.inc: call GNU...
tree
|
commitdiff
2014-03-06
Clifford Wolf
Fixes for improved techmap of shifts with large B inputs
tree
|
commitdiff
2014-03-06
Clifford Wolf
Strictly zero-extend unsigned A-inputs of shift operati...
tree
|
commitdiff
2014-03-06
Clifford Wolf
Improved techmap of shift with wide B inputs
tree
|
commitdiff
2014-02-07
Clifford Wolf
Added $slice and $concat cell types
tree
|
commitdiff
2014-02-03
Clifford Wolf
Added TRANSPARENT parameter to $memrd (and RD_TRANSPARE...
tree
|
commitdiff
2014-01-31
Clifford Wolf
More changes to techlibs/common/simlib.v for LEC
tree
|
commitdiff
2014-01-29
Clifford Wolf
Added test comments to techlibs/cmos/cmos_cells.lib
tree
|
commitdiff
2014-01-28
Clifford Wolf
Major rewrite of techlibs/common/simlib.v for LEC ...
tree
|
commitdiff
2014-01-20
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-01-19
Clifford Wolf
Added $assert cell
tree
|
commitdiff
2014-01-18
Clifford Wolf
Fixed $lut simlib model for a wider range of tools
tree
|
commitdiff
2014-01-18
Clifford Wolf
More changes to simlib to make it friendlier to a wider...
tree
|
commitdiff
2014-01-18
Clifford Wolf
Fixed a type in $mem model in simlib.v
tree
|
commitdiff
2014-01-18
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-18
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-01-18
Ahmed Irfan
pmux2mux
tree
|
commitdiff
2014-01-18
Clifford Wolf
Removed cases of trailing comma in stdcells.v
tree
|
commitdiff
2014-01-18
Clifford Wolf
Added $bu0 cell to simlib.v
tree
|
commitdiff
2014-01-17
Clifford Wolf
Added techlibs/common/pmux2mux.v
tree
|
commitdiff
2014-01-17
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-17
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-15
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-14
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-03
Ahmed Irfan
splitnet -driver feature
tree
|
commitdiff
2014-01-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-01-03
Ahmed Irfan
btor
tree
|
commitdiff
2013-12-31
Clifford Wolf
Various small cleanups in stdcells.v techmap code
tree
|
commitdiff
2013-12-28
Clifford Wolf
Added $bu0 cell (for easy correct $eq/$ne mapping)
tree
|
commitdiff
2013-12-27
Clifford Wolf
Added support for non-const === and !== (for miter...
tree
|
commitdiff
2013-11-24
Clifford Wolf
Using simplemap mappers from techmap
tree
|
commitdiff
2013-11-24
Clifford Wolf
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
tree
|
commitdiff
2013-11-24
Clifford Wolf
Added "techmap -share_map" option
tree
|
commitdiff
2013-11-24
Clifford Wolf
Fixed xilinx/example_sim_counter test bench
tree
|
commitdiff
2013-11-23
Clifford Wolf
Added more generic _TECHMAP_ wire mechanism to techmap...
tree
|
commitdiff
2013-11-21
Clifford Wolf
Updated abc
tree
|
commitdiff
2013-11-19
Clifford Wolf
Install simlib in datdir
tree
|
commitdiff
2013-11-18
Clifford Wolf
Added commented-out osu025 maping commands to cmos...
tree
|
commitdiff
2013-11-10
Clifford Wolf
Cleanups and bugfixes in response to new internal cell...
tree
|
commitdiff
2013-11-06
Clifford Wolf
Fixed techmap of $reduce_xnor with multi-bit outputs
tree
|
commitdiff
2013-11-06
Clifford Wolf
Fixed techmap of $gt and $ge with multi-bit outputs
tree
|
commitdiff
2013-11-06
Clifford Wolf
Improved width extension with regard to undef propagation
tree
|
commitdiff
2013-11-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-10-31
Clifford Wolf
Added DFFSR cell to techlibs/cmos/cmos_cells.lib
tree
|
commitdiff
2013-10-27
Clifford Wolf
Merge pull request #12 from jameswalmsley/master
tree
|
commitdiff
2013-10-27
James Walmsley
[EXAMPLES] Ported the mojo counter example to Zynq...
tree
|
commitdiff
2013-10-27
Clifford Wolf
Cleanups in xilinx examples
tree
|
commitdiff
2013-10-27
Clifford Wolf
Added synth_xilinx command
tree
|
commitdiff
2013-10-27
Clifford Wolf
Moved simple xilinx counter sim example to subdir
tree
|
commitdiff
2013-10-27
Clifford Wolf
Xilinx mojo_counter example is now working
tree
|
commitdiff
2013-10-26
Clifford Wolf
Renamed techlibs/xilinx7 to techlibs/xilinx
tree
|
commitdiff
2013-10-26
Clifford Wolf
Improved xilinx mojo_counter example
tree
|
commitdiff
2013-10-26
Clifford Wolf
Added another xilinx example (not funcional yet)
tree
|
commitdiff
2013-10-18
Clifford Wolf
Bugfix in dffsr techmap rules
tree
|
commitdiff
2013-10-18
Clifford Wolf
Added techmap rules for $sr, $dffsr and $dlatch
tree
|
commitdiff
2013-10-18
Clifford Wolf
Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_...
tree
|
commitdiff
2013-10-18
Clifford Wolf
Added $sr, $dffsr and $dlatch cell types
tree
|
commitdiff
2013-10-16
Clifford Wolf
Added map, par and bitgen to xlinx7 example
tree
|
commitdiff
2013-09-15
Clifford Wolf
Moved common techlib files to techlibs/common
tree
|
commitdiff
2013-09-14
Clifford Wolf
Added spice testbench to techlibs/cmos
tree
|
commitdiff
2013-09-14
Clifford Wolf
Added spice backend
tree
|
commitdiff
2013-09-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-08-27
Clifford Wolf
Added mapping to techlibs/xilinx7 testbench (exposes...
tree
|
commitdiff
2013-08-22
Clifford Wolf
Added simple xilinx7 technology mapping files
tree
|
commitdiff
2013-08-15
Clifford Wolf
Implemented same div-by-zero behavior as found in other...
tree
|
commitdiff
2013-08-09
Clifford Wolf
Added $div and $mod technology mapping
tree
|
commitdiff
2013-07-23
Clifford Wolf
Added $lut cells and abc lut mapping support
tree
|
commitdiff
2013-07-09
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-07-09
Clifford Wolf
Fixed shift ops with large right hand side
tree
|
commitdiff
2013-06-13
Clifford Wolf
More fixes for bugs found using xsthammer
tree
|
commitdiff
2013-06-10
Clifford Wolf
More sign-extension related fixes
tree
|
commitdiff
2013-06-03
Clifford Wolf
Implemented technology mapping for multipliers (using...
tree
|
commitdiff
2013-05-16
Clifford Wolf
Merge branch 'bugfix'
tree
|
commitdiff
2013-04-07
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-04-07
Clifford Wolf
Fixed clock related parameter names for $memrd and...
tree
|
commitdiff
2013-03-28
Clifford Wolf
Added EXTRA_TARGETS Makefile variable
tree
|
commitdiff
2013-03-26
Clifford Wolf
Tiny bugfix in simlib.v
tree
|
commitdiff
2013-03-24
Clifford Wolf
Fixed stdcells.v for $adff with undef reset value
tree
|
commitdiff
2013-03-14
Clifford Wolf
More support code for $sr cells
tree
|
commitdiff
2013-01-05
Clifford Wolf
added .gitignore files
tree
|
commitdiff
2013-01-05
Clifford Wolf
initial import
tree
|
commitdiff