projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
verilog: support recursive functions using ternary expressions
[yosys.git]
/
tests
/
asicworld
/
2020-01-29
Claire Wolf
Merge branch 'vector_fix' of https://github.com/Kmanfi...
tree
|
commitdiff
2019-09-27
Aman Goel
Merge pull request #7 from YosysHQ/master
tree
|
commitdiff
2019-06-13
Serge Bazanski
Merge pull request #829 from abdelrahmanhosny/master
tree
|
commitdiff
2019-04-08
Eddie Hung
Merge branch 'master' into xaig
tree
|
commitdiff
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-03-14
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-09
Clifford Wolf
Merge pull request #859 from smunaut/ice40_braminit
tree
|
commitdiff
2019-03-01
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-03-01
Clifford Wolf
Merge pull request #836 from elmsfu/ice40_2bit_ram_rw_mode
tree
|
commitdiff
2019-02-28
Clifford Wolf
Merge pull request #794 from daveshah1/ecp5improve
tree
|
commitdiff
2019-02-28
Clifford Wolf
Merge pull request #827 from ucb-bar/firrtlfixes
tree
|
commitdiff
2019-02-26
Jim Lawson
Fix FIRRTL to Verilog process instance subfield assignment.
tree
|
commitdiff
2019-02-26
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-02-24
Clifford Wolf
Merge pull request #812 from ucb-bar/arrayhierarchyfixes
tree
|
commitdiff
2019-02-22
Clifford Wolf
Merge pull request #740 from daveshah1/improve_dress
tree
|
commitdiff
2019-02-19
Eddie Hung
Merge branch 'master' into xaig
tree
|
commitdiff
2019-02-19
Eddie Hung
Merge branch 'master' into read_aiger
tree
|
commitdiff
2019-02-17
Eddie Hung
Merge https://github.com/YosysHQ/yosys into dff_init
tree
|
commitdiff
2019-02-17
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-02-17
Clifford Wolf
Merge branch 'master' of github.com:YosysHQ/yosys into...
tree
|
commitdiff
2019-02-17
Clifford Wolf
Merge pull request #811 from ucb-bar/firrtlfixes
tree
|
commitdiff
2019-02-15
Jim Lawson
Append (instead of over-writing) EXTRA_FLAGS
tree
|
commitdiff
2019-02-15
Jim Lawson
Update cells supported for verilog to FIRRTL conversion.
tree
|
commitdiff
2019-02-11
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge pull request #798 from mmicko/master
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge pull request #800 from whitequark/write_verilog_t...
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge branch 'whitequark-write_verilog_keyword'
tree
|
commitdiff
2019-01-27
Clifford Wolf
Remove asicworld tests for (unsupported) switch-level...
tree
|
commitdiff
2016-09-23
Clifford Wolf
Merge branch 'master' of https://github.com/brouhaha...
tree
|
commitdiff
2016-09-22
Eric Smith
Add optional SEED=n command line option to Makefile...
tree
|
commitdiff
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
tree
|
commitdiff
2016-05-20
Clifford Wolf
Some fixes in tests/asicworld/*_tb.v
tree
|
commitdiff
2015-08-14
Larry Doolittle
Another block of spelling fixes
tree
|
commitdiff
2015-08-13
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2015-08-13
Clifford Wolf
Fixed CRLF line endings
tree
|
commitdiff
2015-08-13
Clifford Wolf
Some ASCII encoding fixes (comments and docs) by Larry...
tree
|
commitdiff
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2015-02-12
Clifford Wolf
Some test related fixes
tree
|
commitdiff
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-08-30
Clifford Wolf
Added autotest -e (do not use -noexpr on write_verilog)
tree
|
commitdiff
2014-07-30
Clifford Wolf
Added "make -j{N}" support to "make test"
tree
|
commitdiff
2014-07-16
Clifford Wolf
Added note to "make test": use git checkout of iverilog
tree
|
commitdiff
2014-06-15
Clifford Wolf
Added tests/realmath to "make test"
tree
|
commitdiff
2013-05-24
Clifford Wolf
Fixed undef behavior in tests/asicworld/code_verilog_tu...
tree
|
commitdiff
2013-01-05
Clifford Wolf
added more .gitignore files (make test)
tree
|
commitdiff
2013-01-05
Clifford Wolf
initial import
tree
|
commitdiff