projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
tests: Fail checkpoint regressions if no cpt has been taken
[gem5.git]
/
tests
/
configs
/
realview-simple-timing.py
2020-02-26
Bobby R. Bruce
misc: merge branch 'release-staging-v19.0.0.0' into...
blob
|
commitdiff
|
raw
2020-02-24
Bobby R. Bruce
misc: Merged release-staging-v19.0.0.0 into develop
blob
|
commitdiff
|
raw
2020-02-18
Gabe Black
tests: Delete authors lists from test files.
blob
|
commitdiff
|
raw
2019-12-20
Giacomo Travaglini
configs: arm realview(64) regressions using VExpress_GE...
blob
|
commitdiff
|
raw
|
diff to current
2017-02-14
Wendy Elsasser
mem: Update DRAM configuration names
blob
|
commitdiff
|
raw
|
diff to current
2013-08-19
Andreas Hansson
config: Move the memory instantiation outside FSConfig
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
tests: Create base classes to encapsulate common test...
blob
|
commitdiff
|
raw
|
diff to current
2012-10-26
Andreas Hansson
config: Fix the cache class naming in regression scripts
blob
|
commitdiff
|
raw
|
diff to current
2012-10-25
Andreas Hansson
config: Use shared cache config for regressions
blob
|
commitdiff
|
raw
|
diff to current
2012-10-15
Andreas Hansson
Mem: Use cycles to express cache-related latencies
blob
|
commitdiff
|
raw
|
diff to current
2012-10-15
Andreas Hansson
Regression: Use addTwoLevelCacheHierarchy in configs
blob
|
commitdiff
|
raw
|
diff to current
2012-09-25
Mrinmoy Ghosh
Cache: add a response latency to the caches
blob
|
commitdiff
|
raw
|
diff to current
2012-05-31
Andreas Hansson
Bus: Split the bus into a non-coherent and coherent bus
blob
|
commitdiff
|
raw
|
diff to current
2012-03-09
Ali Saidi
cache: Allow main memory to be at disjoint address...
blob
|
commitdiff
|
raw
|
diff to current
2012-03-02
Andreas Hansson
CPU: Check that the interrupt controller is created...
blob
|
commitdiff
|
raw
|
diff to current
2012-02-13
Andreas Hansson
MEM: Introduce the master/slave port roles in the Pytho...
blob
|
commitdiff
|
raw
|
diff to current
2012-02-01
Gabe Black
Merge ... head, hopefully the last time for this batch.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-31
Gabe Black
Merge with main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-29
Gabe Black
Yet another merge with the main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-28
Gabe Black
SE/FS: Make SE vs. FS mode a runtime parameter.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-28
Gabe Black
Merge with the main repo.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-17
Andreas Hansson
MEM: Make the bus bridge unidirectional and fixed addre...
blob
|
commitdiff
|
raw
|
diff to current
2011-08-19
Ali Saidi
ARM: Add some MP regressions and clean up the disk...
blob
|
commitdiff
|
raw
|
diff to current
2011-03-18
Ali Saidi
Automated merge with ssh://hg@repo.m5sim.org/m5
blob
|
commitdiff
|
raw
|
diff to current
2011-03-18
Ali Saidi
Mem: Fix issue with dirty block being lost when entire...
blob
|
commitdiff
|
raw
|
diff to current
2011-02-23
Ali Saidi
ARM: Clarifies creation of Linux and baremetal ARM...
blob
|
commitdiff
|
raw
|
diff to current
2011-02-04
Gabe Black
Config: Keep track of uncached and cached ports separately.
blob
|
commitdiff
|
raw
|
diff to current
2010-11-08
Ali Saidi
ARM: Add full-system regressions
blob
|
commitdiff
|
raw
|
diff to current