Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)
[yosys.git] / tests / hana /
2013-01-05 Clifford Wolfadded more .gitignore files (make test)
2013-01-05 Clifford Wolfinitial import