Add ability to override verilog mode for verific -f command
[yosys.git] / tests / opt / bug3047.ys
2021-10-21 Marcelina Koƛcielnickaextract_reduce: Refactor and fix input signal construction.