projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
proc_arst: Add special-casing of clock signal in conditionals.
[yosys.git] / tests / opt / opt_lut_ins.ys
2020-03-12 Miodrag MilanovićMerge pull request #1666 from Xiretza/improve-makefile blob | commitdiff | raw
2020-03-03 Claire WolfMerge pull request #1519 from YosysHQ/eddie/submod_po blob | commitdiff | raw
2020-02-20 Claire WolfMerge pull request #1642 from jjj11x/jjj11x/sv-enum blob | commitdiff | raw
2020-02-13 N. EngelhardtMerge pull request #1679 from thasti/delay-parsing blob | commitdiff | raw
2020-02-10 N. EngelhardtMerge pull request #1669 from thasti/pyosys-attrs blob | commitdiff | raw
2020-02-05 Eddie HungMerge pull request #1576 from YosysHQ/eddie/opt_merge_init blob | commitdiff | raw
2020-02-05 Eddie HungMerge remote-tracking branch 'origin/master' into eddie... blob | commitdiff | raw
2020-02-05 Eddie HungMerge pull request #1638 from YosysHQ/eddie/fix1631 blob | commitdiff | raw
2020-02-05 Eddie HungMerge pull request #1661 from YosysHQ/eddie/abc9_required blob | commitdiff | raw
2020-02-03 Rodrigo A. MeloMerge branch 'master' into master blob | commitdiff | raw
2020-02-03 Marcelina KościelnickaAdd opt_lut_ins pass. (#1673) blob | commitdiff | raw