verilog: strip leading and trailing spaces in macro args
[yosys.git] / tests / sva / sva_not.sv
2020-01-29 Claire WolfMerge branch 'vector_fix' of https://github.com/Kmanfi...
2018-02-16 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2018-02-15 Clifford WolfFix verific PRIM_SVA_AT handling in properties with...