Add ability to override verilog mode for verific -f command
[yosys.git] / tests / svtypes / typedef_initial_and_assign.ys
2021-08-13 Miodrag MilanovićMerge pull request #2932 from YosysHQ/mwk/logger-check...
2021-08-13 Brett Witherspoonsv: improve support for wire and var with user-defined...