projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
genrtlil: fix mux2rtlil generated wire signedness
[yosys.git]
/
tests
/
various
/
logic_param_simple.ys
2020-11-25
Claire Xen
Merge pull request #2133 from dh73/nodev_head
blob
|
commitdiff
|
raw
2020-08-19
clairexen
Merge pull request #2122 from PeterCrozier/struct_array2
blob
|
commitdiff
|
raw
2020-07-16
clairexen
Merge pull request #2229 from Ravenslofty/sf2_remove_sf...
blob
|
commitdiff
|
raw
2020-07-16
clairexen
Merge pull request #2273 from whitequark/write-verilog...
blob
|
commitdiff
|
raw
2020-07-16
clairexen
Merge pull request #2272 from whitequark/write-verilog-sv
blob
|
commitdiff
|
raw
2020-07-16
Miodrag Milanović
Merge pull request #2238 from YosysHQ/mwk/dfflegalize...
blob
|
commitdiff
|
raw
2020-07-16
Miodrag Milanović
Merge pull request #2226 from YosysHQ/mwk/nuke-efinix...
blob
|
commitdiff
|
raw
2020-07-16
whitequark
Merge pull request #2270 from whitequark/cxxrtl-fix...
blob
|
commitdiff
|
raw
2020-07-15
clairexen
Merge pull request #2257 from antmicro/fix-conflicts
blob
|
commitdiff
|
raw
2020-07-10
Kamil Rakoczy
Revert "Revert PRs #2203 and #2244."
blob
|
commitdiff
|
raw
2020-07-09
whitequark
Merge pull request #2255 from whitequark/bison-Werror...
blob
|
commitdiff
|
raw
2020-07-09
whitequark
Revert PRs #2203 and #2244.
blob
|
commitdiff
|
raw
2020-07-09
clairexen
Merge pull request #2244 from antmicro/logic
blob
|
commitdiff
|
raw
2020-07-06
Kamil Rakoczy
Add logic param and integer bad syntax tests
blob
|
commitdiff
|
raw