projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Merge remote-tracking branch 'upstream/master'
[yosys.git]
/
tests
/
2019-02-11
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge pull request #798 from mmicko/master
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge pull request #800 from whitequark/write_verilog_t...
tree
|
commitdiff
2019-01-27
Clifford Wolf
Merge branch 'whitequark-write_verilog_keyword'
tree
|
commitdiff
2019-01-27
Clifford Wolf
Remove asicworld tests for (unsupported) switch-level...
tree
|
commitdiff
2019-01-03
Clifford Wolf
Merge pull request #775 from whitequark/opt_flowmap
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #770 from whitequark/opt_expr_cmp
tree
|
commitdiff
2019-01-02
whitequark
opt_expr: improve simplification of comparisons with...
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #755 from Icenowy/anlogic-dram-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge branch 'master' of github.com:YosysHQ/yosys
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #750 from Icenowy/anlogic-ff-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #773 from whitequark/opt_lut_elim_fixes
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #771 from whitequark/techmap_cmp2lut
tree
|
commitdiff
2019-01-02
whitequark
cmp2lut: new techmap pass.
tree
|
commitdiff
2019-01-02
whitequark
opt_expr: refactor simplification of unsigned X<onehot...
tree
|
commitdiff
2019-01-02
whitequark
opt_expr: refactor simplification of signed X>=0 and...
tree
|
commitdiff
2019-01-02
whitequark
opt_expr: simplify any unsigned comparisons with all...
tree
|
commitdiff
2019-01-01
Clifford Wolf
Merge pull request #768 from whitequark/opt_lut_elim
tree
|
commitdiff
2018-12-31
whitequark
opt_lut: eliminate LUTs evaluating to constants or...
tree
|
commitdiff
2018-12-31
Clifford Wolf
Merge pull request #766 from Icenowy/anlogic-latches
tree
|
commitdiff
2018-12-29
Larry Doolittle
Squelch a little more trailing whitespace
tree
|
commitdiff
2018-12-18
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #736 from whitequark/select_assert_list
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #704 from webhat/feature/fix-awk
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #738 from smunaut/issue_737
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #735 from daveshah1/trifixes
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #724 from whitequark/equiv_opt
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #725 from olofk/ram4k-init
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #714 from daveshah1/abc_preserve_naming
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #723 from whitequark/synth_ice40_map...
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #722 from whitequark/rename_src
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #720 from whitequark/master
tree
|
commitdiff
2018-12-07
whitequark
equiv_opt: pass -D EQUIV when techmapping.
tree
|
commitdiff
2018-12-07
whitequark
equiv_opt: new command, for verifying optimization...
tree
|
commitdiff
2018-12-07
David Shah
Merge pull request #727 from whitequark/opt_lut
tree
|
commitdiff
2018-12-07
whitequark
opt_lut: leave intact LUTs with cascade feeding module...
tree
|
commitdiff
2018-12-06
Clifford Wolf
Add missing .gitignore
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #709 from smunaut/issue_708
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #718 from whitequark/gate2lut
tree
|
commitdiff
2018-12-05
whitequark
gate2lut: new techlib, for converting Yosys gates to...
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #713 from Diego-HR/master
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #712 from mmicko/anlogic-support
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #717 from whitequark/opt_lut
tree
|
commitdiff
2018-12-05
whitequark
opt_lut: add -dlogic, to avoid disturbing logic such...
tree
|
commitdiff
2018-12-05
whitequark
opt_lut: new pass, to combine LUTs for tighter packing.
tree
|
commitdiff
2018-12-01
Clifford Wolf
Merge pull request #676 from rafaeltp/master
tree
|
commitdiff
2018-10-25
Clifford Wolf
Merge pull request #678 from whentze/master
tree
|
commitdiff
2018-10-25
Clifford Wolf
Merge pull request #679 from udif/pr_syntax_error
tree
|
commitdiff
2018-10-24
Udi Finkelstein
Rename the generic "Syntax error" message from the...
tree
|
commitdiff
2018-10-23
Clifford Wolf
Merge pull request #677 from daveshah1/ecp5_dsp
tree
|
commitdiff
2018-10-21
rafaeltp
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-10-20
Clifford Wolf
Merge pull request #674 from rubund/feature/svinterface...
tree
|
commitdiff
2018-10-20
Ruben Undheim
Support for SystemVerilog interfaces as a port in the...
tree
|
commitdiff
2018-10-19
Clifford Wolf
Merge pull request #672 from daveshah1/fix_bram
tree
|
commitdiff
2018-10-19
Clifford Wolf
Merge pull request #671 from rafaeltp/master
tree
|
commitdiff
2018-10-19
Clifford Wolf
Merge pull request #670 from rubund/feature/basic_svint...
tree
|
commitdiff
2018-10-18
Ruben Undheim
Basic test for checking correct synthesis of SystemVeri...
tree
|
commitdiff
2018-10-18
Clifford Wolf
Merge pull request #659 from rubund/sv_interfaces
tree
|
commitdiff
2018-10-12
Ruben Undheim
Support for 'modports' for System Verilog interfaces
tree
|
commitdiff
2018-10-12
Ruben Undheim
Synthesis support for SystemVerilog interfaces
tree
|
commitdiff
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #590 from hzeller/remaining-file...
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #576 from cr1901/no-resource
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #592 from japm48/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #513 from udif/pr_reg_wire_error
tree
|
commitdiff
2018-07-04
Aman Goel
Merge branch 'YosysHQ-master'
tree
|
commitdiff
2018-07-04
Aman Goel
Merging with official repo
tree
|
commitdiff
2018-06-06
Clifford Wolf
Merge pull request #561 from udif/pr_skip_typo
tree
|
commitdiff
2018-06-05
Udi Finkelstein
Fixed typo (sikp -> skip)
tree
|
commitdiff
2018-06-05
Udi Finkelstein
Modified errors into warnings
tree
|
commitdiff
2018-06-05
Udi Finkelstein
reg_wire_error test needs the -sv flag so it is run...
tree
|
commitdiff
2018-05-13
Clifford Wolf
Merge pull request #505 from thefallenidealist/FreeBSD_...
tree
|
commitdiff
2018-05-06
Johnny Sorocil
autotest.sh: Change from /bin/bash to /usr/bin/env...
tree
|
commitdiff
2018-03-27
Clifford Wolf
Fix tests/simple/specify.v
tree
|
commitdiff
2018-03-27
Udi Finkelstein
First draft of Verilog parser support for specify block...
tree
|
commitdiff
2018-03-11
Udi Finkelstein
This PR should be the base for discussion, do not merge...
tree
|
commitdiff
2018-02-28
Clifford Wolf
Merge branch 'verificsva-ng'
tree
|
commitdiff
2018-02-27
Clifford Wolf
Major redesign of Verific SVA importer
tree
|
commitdiff
2018-02-21
Clifford Wolf
Add support for SVA throughout via Verific
tree
|
commitdiff
2018-02-18
Clifford Wolf
Add support for SVA sequence concatenation ranges via...
tree
|
commitdiff
2018-02-18
Clifford Wolf
Add support for SVA until statements via Verific
tree
|
commitdiff
2018-02-16
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2018-02-15
Clifford Wolf
Fix verific PRIM_SVA_AT handling in properties with...
tree
|
commitdiff
2017-11-09
dh73
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2017-10-20
Clifford Wolf
Remove PSL example from tests/sva/
tree
|
commitdiff
2017-09-29
Clifford Wolf
Allow $size and $bits in verilog mode, actually check...
tree
|
commitdiff
2017-09-29
Clifford Wolf
Merge pull request #425 from udif/udif_dollar_bits
tree
|
commitdiff
2017-09-26
Udi Finkelstein
$size() now works correctly for all cases!
tree
|
commitdiff
2017-09-26
Udi Finkelstein
$size() seems to work now with or without the optional...
tree
|
commitdiff
2017-09-26
Udi Finkelstein
Added $bits() for memories as well.
tree
|
commitdiff
2017-09-26
Udi Finkelstein
$size() now works with memories as well!
tree
|
commitdiff
2017-09-26
Udi Finkelstein
Add $size() function. At the moment it works only on...
tree
|
commitdiff
2017-07-28
Clifford Wolf
Add simple VHDL+PSL example
tree
|
commitdiff
2017-07-27
Clifford Wolf
Improve Verific SVA importer
tree
|
commitdiff
2017-07-27
Clifford Wolf
Add counter.sv SVA test
tree
|
commitdiff
2017-07-27
Clifford Wolf
Improve SVA tests, add Makefile and scripts
tree
|
commitdiff
next