summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Staf Verhaegen [Sun, 7 Jul 2019 16:29:06 +0000 (18:29 +0200)]
IDCODE:
- provide default manufacturer ID that is invalid according to spec
- provide default for all MANUFACTURER, PART_NUMBER and VERSION
Staf Verhaegen [Mon, 25 Jun 2018 16:48:03 +0000 (18:48 +0200)]
Don't use tri-state logic for TDO; introduce TDO_EN signal to indicate when TDO is valid.
Add assert for conflicting TDO assignment.
Staf Verhaegen [Mon, 25 Jun 2018 16:46:28 +0000 (18:46 +0200)]
Simulation setup improvements:
* Use cocotb-path to get cocotb install dir
* Use relative paths to find source code for simulation
* Remove rm dual_serial test
* Ignore build directory
Staf Verhaegen [Sat, 14 Apr 2018 09:28:44 +0000 (11:28 +0200)]
Added SVF_Executor class that allows to execute a SVF file through a JTAG_Master object
Currently only limited implementation only enough to run demos in simulation
on the Retro_uC.
Staf Verhaegen [Sat, 14 Apr 2018 09:20:36 +0000 (11:20 +0200)]
Added SVF grammar parser
Using modgrammar (can be installed with pip)
TODO: PIO, PIOMAP
Staf Verhaegen [Sat, 14 Apr 2018 09:18:56 +0000 (11:18 +0200)]
JTAG_master class: fix bug that wrongly changed state to Scan when TMS is 0
Staf Verhaegen [Sat, 14 Apr 2018 09:17:45 +0000 (11:17 +0200)]
JTAG_master class: document need for manual setting of state after using change_state method
Staf Verhaegen [Sat, 25 Nov 2017 15:44:05 +0000 (16:44 +0100)]
Fix ghdl sim script.
Staf Verhaegen [Sun, 27 Aug 2017 20:05:24 +0000 (22:05 +0200)]
Import the JTAG interface code as used for the Chips4Maker pilot Retro-uC
This code has currently been tested in FPGA through a buspirate so should
already be functional.