summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Sebastien Bourdeauducq [Sat, 17 Dec 2011 23:29:37 +0000 (00:29 +0100)]
uart: new design using FHDL and bank (TX only, incomplete)
Sebastien Bourdeauducq [Sat, 17 Dec 2011 14:54:42 +0000 (15:54 +0100)]
32-device, 8-bit CSR bus
Sebastien Bourdeauducq [Sat, 17 Dec 2011 14:22:26 +0000 (15:22 +0100)]
norflash tb: use get_fragment
Sebastien Bourdeauducq [Sat, 17 Dec 2011 14:00:18 +0000 (15:00 +0100)]
Multiply system clock
Sebastien Bourdeauducq [Sat, 17 Dec 2011 14:00:11 +0000 (15:00 +0100)]
clkfx module
Sebastien Bourdeauducq [Fri, 16 Dec 2011 21:25:26 +0000 (22:25 +0100)]
Proper reset generation
Sebastien Bourdeauducq [Fri, 16 Dec 2011 20:30:22 +0000 (21:30 +0100)]
Support the new FHDL syntax
Sebastien Bourdeauducq [Fri, 16 Dec 2011 15:02:49 +0000 (16:02 +0100)]
Pay a bit more attention to PEP8
Sebastien Bourdeauducq [Tue, 13 Dec 2011 16:33:12 +0000 (17:33 +0100)]
Initial import
projects / litex.git / log