summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 20:39:25 +0000 (21:39 +0100)]
sort out names
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 20:18:31 +0000 (21:18 +0100)]
rename spblock_512 4k sram module to lowercase
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 20:16:09 +0000 (21:16 +0100)]
whoops clk_sel_i renamed accidentally
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 20:05:42 +0000 (21:05 +0100)]
rename PLL pins to match LIP6.fr PLL
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 16:51:01 +0000 (17:51 +0100)]
rename XICS memmap regions
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 16:51:19 +0000 (17:51 +0100)]
add SPBlock_512W64B8W.v to sources
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 15:42:22 +0000 (16:42 +0100)]
put imports into conditional blocks. makes core.py "safe" for litex upstream
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 15:40:56 +0000 (16:40 +0100)]
remove unneeded option
Luke Kenneth Casson Leighton [Sun, 18 Apr 2021 11:54:09 +0000 (12:54 +0100)]
update to build ls180 4k SRAMs
Luke Kenneth Casson Leighton [Thu, 15 Apr 2021 14:06:14 +0000 (15:06 +0100)]
got ft232 openocd test working
Luke Kenneth Casson Leighton [Thu, 8 Apr 2021 20:31:05 +0000 (21:31 +0100)]
reduce jtag data bus width to 32, to match litex
set (ignored) pc_i to 64 bit
remove mem_2.init cp
Luke Kenneth Casson Leighton [Tue, 6 Apr 2021 14:11:23 +0000 (15:11 +0100)]
more experimenting with STLinkv2 openocd
Luke Kenneth Casson Leighton [Mon, 5 Apr 2021 17:56:28 +0000 (18:56 +0100)]
add stlink directdap config
Luke Kenneth Casson Leighton [Mon, 5 Apr 2021 11:57:31 +0000 (12:57 +0100)]
hla newtap is apparently the command to run, to request a JTAG tap be set up
Luke Kenneth Casson Leighton [Mon, 5 Apr 2021 11:31:45 +0000 (12:31 +0100)]
add first version opnocd_stlinkv2.cfg
Luke Kenneth Casson Leighton [Mon, 5 Apr 2021 11:05:49 +0000 (12:05 +0100)]
sort out sdr and sdmmc OE pad drive, no longer one signal
Luke Kenneth Casson Leighton [Thu, 1 Apr 2021 22:24:00 +0000 (23:24 +0100)]
disable PLL so increase not-connected by another 4 pins
Luke Kenneth Casson Leighton [Thu, 1 Apr 2021 21:35:52 +0000 (22:35 +0100)]
remove cocotb, moved to soc-cocotb-sim (as submodule)
Staf Verhaegen [Thu, 1 Apr 2021 14:26:28 +0000 (16:26 +0200)]
Use correct ir_width for libresoc JTAG TAP.
No need to define IDCODE anymore as default will now be OK.
Luke Kenneth Casson Leighton [Thu, 1 Apr 2021 14:23:28 +0000 (15:23 +0100)]
whitespace
Staf Verhaegen [Thu, 1 Apr 2021 12:49:55 +0000 (14:49 +0200)]
Document c4m-jtag dependency.
Luke Kenneth Casson Leighton [Thu, 1 Apr 2021 12:23:58 +0000 (13:23 +0100)]
disable PLL for litex build, new variant
Staf Verhaegen [Thu, 1 Apr 2021 12:10:07 +0000 (14:10 +0200)]
Fix svf file for limited c4m-jtag SVF grammar.
Staf Verhaegen [Thu, 1 Apr 2021 11:23:04 +0000 (13:23 +0200)]
First setup for cocotb test run.
Currently only test bench is using Icarus Verilog on pre-layout design
without SRAMs.
Luke Kenneth Casson Leighton [Tue, 30 Mar 2021 10:53:41 +0000 (11:53 +0100)]
update Makefile to build 4ksrams
Luke Kenneth Casson Leighton [Mon, 29 Mar 2021 18:12:50 +0000 (19:12 +0100)]
move name of XICS ICS/ICP to match latest litex pythondata-microwatt
Luke Kenneth Casson Leighton [Mon, 29 Mar 2021 17:57:06 +0000 (18:57 +0100)]
must not add bus width parameter
Luke Kenneth Casson Leighton [Sun, 28 Mar 2021 17:03:35 +0000 (18:03 +0100)]
fix issues with port direction on several pads
Luke Kenneth Casson Leighton [Sat, 27 Mar 2021 14:24:38 +0000 (14:24 +0000)]
latest fighting with litex to get pad directions connected up
Luke Kenneth Casson Leighton [Thu, 25 Mar 2021 06:08:27 +0000 (06:08 +0000)]
debugging ls180 litex hell
Luke Kenneth Casson Leighton [Mon, 22 Mar 2021 12:51:02 +0000 (12:51 +0000)]
sort out naming of IOpads for bi-directional pins
Luke Kenneth Casson Leighton [Mon, 22 Mar 2021 12:50:42 +0000 (12:50 +0000)]
SDR pad mask output for DM
Luke Kenneth Casson Leighton [Fri, 12 Mar 2021 14:14:38 +0000 (14:14 +0000)]
unneeded file
Luke Kenneth Casson Leighton [Fri, 12 Mar 2021 13:50:42 +0000 (13:50 +0000)]
splitting out litex files from soc repo into separate repo
Luke Kenneth Casson Leighton [Fri, 12 Mar 2021 13:42:15 +0000 (13:42 +0000)]
first (empty) commit