Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 13:44:09 +0000 (14:44 +0100)]
redirect through element width, obtain elwidth from CSR reg tables
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 12:20:59 +0000 (13:20 +0100)]
remove more get_data calls
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 12:19:58 +0000 (13:19 +0100)]
remove more get_data calls
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 12:17:51 +0000 (13:17 +0100)]
remove unneeded get_data calls
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 12:17:37 +0000 (13:17 +0100)]
add sv_mmu.h
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 11:22:53 +0000 (12:22 +0100)]
clean up sv_reg_t class
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 10:58:25 +0000 (11:58 +0100)]
use class-based sv_reg_t and sv_sreg_t
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 08:35:12 +0000 (09:35 +0100)]
bring in new version of sv_reg.h
Luke Kenneth Casson Leighton [Fri, 19 Oct 2018 08:33:27 +0000 (09:33 +0100)]
provide sv_reg_t overrides of more functions so that sv_reg_t can be a class
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:53:53 +0000 (23:53 +0100)]
put sv_mmu override class in place
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:43:38 +0000 (23:43 +0100)]
fix debug printfs
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:40:47 +0000 (23:40 +0100)]
srrl srli srai etc
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:38:55 +0000 (23:38 +0100)]
slli
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:38:33 +0000 (23:38 +0100)]
sll
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:38:06 +0000 (23:38 +0100)]
jalr, mul, rem
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:31:58 +0000 (23:31 +0100)]
fmv/mvlq/fsq
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:30:04 +0000 (23:30 +0100)]
div, fcvt
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:28:24 +0000 (23:28 +0100)]
divuw
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:27:24 +0000 (23:27 +0100)]
divu
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:26:40 +0000 (23:26 +0100)]
div
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:24:25 +0000 (23:24 +0100)]
csrs
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:23:06 +0000 (23:23 +0100)]
csrrc
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:22:07 +0000 (23:22 +0100)]
c_srli
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:21:18 +0000 (23:21 +0100)]
c_slli c_srai
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:18:51 +0000 (23:18 +0100)]
c_lui
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:17:49 +0000 (23:17 +0100)]
c_jalr
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:17:04 +0000 (23:17 +0100)]
c_jal
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:16:24 +0000 (23:16 +0100)]
c_beqz
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:15:14 +0000 (23:15 +0100)]
addi4spn
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:14:36 +0000 (23:14 +0100)]
redirect sreg_t casts through function
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:12:00 +0000 (23:12 +0100)]
typedef on sv_reg_t to reg_t (and signed variant)
still working on redirecting everything through a planned class
that can be polymorphic overloaded... eventually
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 22:11:08 +0000 (23:11 +0100)]
use unsigned long shift on sv csr setting
Luke Kenneth Casson Leighton [Thu, 18 Oct 2018 17:14:36 +0000 (18:14 +0100)]
forgot to set clroffset
Luke Kenneth Casson Leighton [Wed, 17 Oct 2018 09:56:30 +0000 (10:56 +0100)]
allow 4 CSR entries to be set at a time, on RV64
Luke Kenneth Casson Leighton [Wed, 17 Oct 2018 00:58:15 +0000 (01:58 +0100)]
minor alteration to CSRRWI SETVL / SETMVL to offset immediate by 1
allows CSRRWI to make maximum use of only 5-bit immediate
Luke Kenneth Casson Leighton [Tue, 16 Oct 2018 22:40:26 +0000 (23:40 +0100)]
shuffle CSR offsets around, offset VL and MVL by one
VL and MVL now span from 1 to XLEN rather than 0 to XLEN-1
also making room for M-Mode and S-Mode CSRs
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 11:56:24 +0000 (12:56 +0100)]
fix compiler warnings on printfs
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 11:55:38 +0000 (12:55 +0100)]
fix annoying printf warning on fp compiles
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 09:26:14 +0000 (10:26 +0100)]
whoops deref null pointer
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 08:58:22 +0000 (09:58 +0100)]
c_beqz sv operational
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 07:56:51 +0000 (08:56 +0100)]
put RVC_SP at back of cintpatterns list
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 06:49:26 +0000 (07:49 +0100)]
add rvc_sp redirection/offset overload
also found weird bug where RVC_FRS1/2 were not being detected,
how it was not found earlier is a mystery, code should not
have compiled!
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 05:52:02 +0000 (06:52 +0100)]
need to check whether SP (reg 2) is used, without redirection
Luke Kenneth Casson Leighton [Mon, 15 Oct 2018 05:43:24 +0000 (06:43 +0100)]
add overload/redirection for WRITE_REG
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 21:29:34 +0000 (22:29 +0100)]
move design to separate document
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 21:29:22 +0000 (22:29 +0100)]
drop all lui from restriction on parallelism
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 12:30:48 +0000 (13:30 +0100)]
disable jal in sv
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:41:04 +0000 (06:41 +0100)]
rv_xxx convert c_xxx
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:31:27 +0000 (06:31 +0100)]
rv_add in lh/sh
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:28:16 +0000 (06:28 +0100)]
rv_add in store
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:26:45 +0000 (06:26 +0100)]
blt and use of rv_add
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:23:38 +0000 (06:23 +0100)]
add rv_ge
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:21:42 +0000 (06:21 +0100)]
add rv_eq and rv_ne
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:20:05 +0000 (06:20 +0100)]
add rv_eq and rv_ne
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:16:54 +0000 (06:16 +0100)]
add rv_gt headers
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:16:03 +0000 (06:16 +0100)]
add rv_sr
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:06:43 +0000 (06:06 +0100)]
add shiftright
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 05:02:59 +0000 (06:02 +0100)]
add shiftleft and lessthan
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:50:24 +0000 (05:50 +0100)]
missed a mul
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:49:05 +0000 (05:49 +0100)]
replace % operator with rv_rem
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:46:37 +0000 (05:46 +0100)]
replace ^ operator with rv_xor
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:45:40 +0000 (05:45 +0100)]
replace | operator with rv_or
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:44:36 +0000 (05:44 +0100)]
replace & operator with rv_and
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:42:39 +0000 (05:42 +0100)]
replace operator * with rv_mul
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:35:03 +0000 (05:35 +0100)]
add rv_div (signed and unsigned) to replace operator /
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:24:18 +0000 (05:24 +0100)]
redirect subtract through rv_sub
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:22:43 +0000 (05:22 +0100)]
redirect add to rv_add
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:22:18 +0000 (05:22 +0100)]
redirect add to rv_add
Luke Kenneth Casson Leighton [Sun, 14 Oct 2018 04:06:46 +0000 (05:06 +0100)]
bit of a mess: attempted to create a complete arithmetic overload
had to back most of it out, and left in a change to the amo* functions
passing in a 2nd parameter to the higher-order-function
Luke Kenneth Casson Leighton [Sat, 13 Oct 2018 13:43:06 +0000 (14:43 +0100)]
rename _zext_xlen
Luke Kenneth Casson Leighton [Sat, 13 Oct 2018 13:40:30 +0000 (14:40 +0100)]
add sv_reg_t
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 17:22:43 +0000 (18:22 +0100)]
redirect WRITE_FRD including different types (128/64/32)
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 17:05:04 +0000 (18:05 +0100)]
add WRITE_FRD macro redirect
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 15:21:11 +0000 (16:21 +0100)]
changed style, can revert changes to amomin/max
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 15:20:27 +0000 (16:20 +0100)]
add frs2 redirect
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 15:15:32 +0000 (16:15 +0100)]
add RS3 replacement
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 15:12:31 +0000 (16:12 +0100)]
simplify sv_proc_t redirection of RS1-3 / FRS1 macrhos
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 14:16:07 +0000 (15:16 +0100)]
redirect RS2 to sv_proc_t class
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 12:27:11 +0000 (13:27 +0100)]
proof-of-concept, redirect RS1 to class sv_proc_t
Luke Kenneth Casson Leighton [Fri, 12 Oct 2018 02:38:33 +0000 (03:38 +0100)]
combination of redirection through a "property" class overloads WRITE_RD
WRITE_RD, formerly a macro, now replaced with a function.
also required a redirector function rd
Luke Kenneth Casson Leighton [Thu, 11 Oct 2018 20:45:26 +0000 (21:45 +0100)]
redirect instructions through a class called sv_proc_t
preparing the groundwork for a total over-ride of macros such as
WRITE_RD, and so on, so that element width can be implemented
Luke Kenneth Casson Leighton [Thu, 11 Oct 2018 12:17:11 +0000 (13:17 +0100)]
more explicit testing, duplicating header file algorithms for div, rem and shift
Luke Kenneth Casson Leighton [Thu, 11 Oct 2018 07:09:16 +0000 (08:09 +0100)]
whoops run from 0-255 not 0-254, and other test corrections
Luke Kenneth Casson Leighton [Thu, 11 Oct 2018 06:56:32 +0000 (07:56 +0100)]
add some operator tests for int8_t being typecast to uint16_t
Luke Kenneth Casson Leighton [Thu, 11 Oct 2018 06:34:13 +0000 (07:34 +0100)]
add more experimenting on operators
Luke Kenneth Casson Leighton [Wed, 10 Oct 2018 14:01:42 +0000 (15:01 +0100)]
add operators test class
Luke Kenneth Casson Leighton [Wed, 10 Oct 2018 08:49:43 +0000 (09:49 +0100)]
add operators library to contain operator-overloads of +/-/*/div/>/>= etc
for all types int8, uint8, float16_t, float32_t etc.
all to be template-ified
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 18:33:53 +0000 (19:33 +0100)]
get predicated-vectorised branch working
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 16:01:12 +0000 (17:01 +0100)]
save branch address and predication merged result, and test after branch
if the predication was all good, go ahead with the branch
still not tested for predicated / vectorised branch yet however
at least scalar branches work
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 15:17:42 +0000 (16:17 +0100)]
add explanatory comment
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 15:02:00 +0000 (16:02 +0100)]
add explanatory comment
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 14:51:12 +0000 (15:51 +0100)]
start adding explicit twin-predicated branch identification (rs2)
Luke Kenneth Casson Leighton [Tue, 9 Oct 2018 10:39:49 +0000 (11:39 +0100)]
extend sv register file from 64 to 128 after discussion.
evaluation of even embedded GPUs shows that they have really enormous
register files. a fp16 x 4 to express quads, times four, takes up eight
consecutive registers just on its own.
Luke Kenneth Casson Leighton [Sun, 7 Oct 2018 14:06:39 +0000 (15:06 +0100)]
override setpc macro so that sv can redirect it in branch
this is slightly complicated. setpc is a global macro, intended for
use in the templates. however for SV it needs to be conditional,
so needs to redirect to a function in sv_insn_t.
that in turn needs quite a few extra parameters: the current loop
element offset, the argument to set_pc just in case actually it is
detected that this really is to be a branch not a predication scenario
and so on.
have not tried out vectorisation yet, at least straight non-vectorised
branch operations (unit tests) pass.
Luke Kenneth Casson Leighton [Sun, 7 Oct 2018 08:09:21 +0000 (09:09 +0100)]
swap #ifdef USING_NOREGS so that it is possible to redefine set_pc
to avoid having to modify the branch instructions the set_pc macro will
be #undefd and redefined to modify the predication target
Luke Kenneth Casson Leighton [Sun, 7 Oct 2018 07:03:11 +0000 (08:03 +0100)]
add rd bit-setting function
Luke Kenneth Casson Leighton [Sun, 7 Oct 2018 05:52:11 +0000 (06:52 +0100)]
add extra debug printing for c.lwsp
Luke Kenneth Casson Leighton [Sun, 7 Oct 2018 03:51:10 +0000 (04:51 +0100)]
add rvc_swsp_imm sv overload, provides vector unit stride now
Luke Kenneth Casson Leighton [Sat, 6 Oct 2018 19:18:32 +0000 (20:18 +0100)]
c.swsp and c.fswsp predication and offset enabling
Luke Kenneth Casson Leighton [Sat, 6 Oct 2018 16:07:16 +0000 (17:07 +0100)]
allow x2 (sp) to be redirected in C.LWSP