summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Sebastien Bourdeauducq [Thu, 8 Dec 2011 17:47:32 +0000 (18:47 +0100)]
Simple bus base class
Sebastien Bourdeauducq [Thu, 8 Dec 2011 15:35:32 +0000 (16:35 +0100)]
Instance support
Sebastien Bourdeauducq [Wed, 7 Dec 2011 21:21:30 +0000 (22:21 +0100)]
fhdl: fix implicit slice index
Sebastien Bourdeauducq [Wed, 7 Dec 2011 21:21:10 +0000 (22:21 +0100)]
fhdl: cleanup value bv
Sebastien Bourdeauducq [Mon, 5 Dec 2011 21:00:06 +0000 (22:00 +0100)]
Variable conversion
Sebastien Bourdeauducq [Mon, 5 Dec 2011 18:25:32 +0000 (19:25 +0100)]
Cleanup
Sebastien Bourdeauducq [Mon, 5 Dec 2011 16:43:56 +0000 (17:43 +0100)]
Case support + register bank generator
Sebastien Bourdeauducq [Sun, 4 Dec 2011 23:16:44 +0000 (00:16 +0100)]
CSR bus definitions
Sebastien Bourdeauducq [Sun, 4 Dec 2011 22:39:48 +0000 (23:39 +0100)]
Examples folder
Sebastien Bourdeauducq [Sun, 4 Dec 2011 21:41:50 +0000 (22:41 +0100)]
Reset insertion
Sebastien Bourdeauducq [Sun, 4 Dec 2011 21:26:32 +0000 (22:26 +0100)]
Verilog generator
Sebastien Bourdeauducq [Sun, 4 Dec 2011 15:44:38 +0000 (16:44 +0100)]
Initial import, FHDL basic structure, divider example
projects / litex.git / log