summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Jacob Lifshay [Wed, 15 May 2024 04:04:49 +0000 (21:04 -0700)]
add HDL implementation of decode_reducing_polynomial
Jacob Lifshay [Wed, 15 May 2024 06:32:00 +0000 (23:32 -0700)]
reference/test_cl_gfb_gfp.py: test reducing polynomial that is XLEN+1 bits
Jacob Lifshay [Wed, 15 May 2024 06:21:16 +0000 (23:21 -0700)]
reference/gfbm[ul/add].py: fix truncation bugs
Jacob Lifshay [Wed, 15 May 2024 06:24:31 +0000 (23:24 -0700)]
format code
Jacob Lifshay [Tue, 16 Aug 2022 05:43:31 +0000 (22:43 -0700)]
change to use plain_data.fields
Jacob Lifshay [Fri, 12 Aug 2022 07:38:20 +0000 (00:38 -0700)]
switch dataclass to plain_data
Jacob Lifshay [Thu, 12 May 2022 01:32:06 +0000 (18:32 -0700)]
pin some dependency versions
Jacob Lifshay [Fri, 6 May 2022 03:10:32 +0000 (20:10 -0700)]
split step counter into clock and substep
this allows substep to be completely optimized away by yosys for CLDivRemFSMStage
Jacob Lifshay [Thu, 5 May 2022 07:45:33 +0000 (00:45 -0700)]
remove now-unused EqualLeadingZeroCount
Jacob Lifshay [Thu, 5 May 2022 07:33:05 +0000 (00:33 -0700)]
switch to better CLDivRem algorithm
Jacob Lifshay [Thu, 5 May 2022 06:23:21 +0000 (23:23 -0700)]
shrink signal widths
Jacob Lifshay [Thu, 5 May 2022 06:02:11 +0000 (23:02 -0700)]
add cldivrem_shifting as a more efficient algorithm
Jacob Lifshay [Thu, 5 May 2022 05:16:45 +0000 (22:16 -0700)]
change test_cldivrem to check all input values for each width
Jacob Lifshay [Wed, 4 May 2022 06:30:59 +0000 (23:30 -0700)]
implement CLDivRemFSMStage
Jacob Lifshay [Fri, 8 Apr 2022 22:49:37 +0000 (15:49 -0700)]
clean up EqualLeadingZeroCount.elaborate
Jacob Lifshay [Fri, 8 Apr 2022 22:41:22 +0000 (15:41 -0700)]
clean up CLMulAdd.elaborate
Luke Kenneth Casson Leighton [Fri, 8 Apr 2022 08:15:43 +0000 (09:15 +0100)]
move NOT into carrysum so that variable name
"different" preserves its meaning compared to the reference code
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 14:44:17 +0000 (15:44 +0100)]
remove addend1 and addend2 just add bothones and different.
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 13:44:26 +0000 (14:44 +0100)]
sigh
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 13:43:43 +0000 (14:43 +0100)]
add TODO comment-notes and rename part_prods to just parts,
starting it from self.terms
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 10:56:48 +0000 (11:56 +0100)]
code-comments
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 10:29:14 +0000 (11:29 +0100)]
doh
Luke Kenneth Casson Leighton [Thu, 7 Apr 2022 10:27:43 +0000 (11:27 +0100)]
simplify code by removing for-loop and commenting why it was removed
Jacob Lifshay [Thu, 7 Apr 2022 04:21:03 +0000 (21:21 -0700)]
remove unused imports
Jacob Lifshay [Thu, 7 Apr 2022 03:26:41 +0000 (20:26 -0700)]
switch EqualLeadingZeroCount to use bitwise logic rather than Switch
Jacob Lifshay [Thu, 7 Apr 2022 02:59:03 +0000 (19:59 -0700)]
change reference algorithm to be more amenable to bitwise operations
Jacob Lifshay [Thu, 7 Apr 2022 02:48:57 +0000 (19:48 -0700)]
work around yosys bug with Switch() over high-bit-width Value instances
https://github.com/YosysHQ/yosys/issues/3268
Jacob Lifshay [Thu, 7 Apr 2022 02:35:29 +0000 (19:35 -0700)]
clean up code
Jacob Lifshay [Thu, 7 Apr 2022 02:33:10 +0000 (19:33 -0700)]
remove BitwiseXorReduce
Jacob Lifshay [Thu, 7 Apr 2022 02:29:38 +0000 (19:29 -0700)]
remove uses of BitwiseXorReduce
Luke Kenneth Casson Leighton [Tue, 5 Apr 2022 20:10:11 +0000 (21:10 +0100)]
remove relative imports, use explicit. requires installation
with "python3 setup.py develop|install" but thats ok
Jacob Lifshay [Tue, 5 Apr 2022 18:29:45 +0000 (11:29 -0700)]
fix code luke broke
Jacob Lifshay [Tue, 5 Apr 2022 18:27:22 +0000 (11:27 -0700)]
format code
Luke Kenneth Casson Leighton [Tue, 5 Apr 2022 15:12:17 +0000 (16:12 +0100)]
code-comments, restructure gfpinv slightly
Luke Kenneth Casson Leighton [Tue, 5 Apr 2022 15:04:57 +0000 (16:04 +0100)]
intriguing small tidyup on gfpinv making it more symmetrical
Luke Kenneth Casson Leighton [Tue, 5 Apr 2022 14:46:34 +0000 (15:46 +0100)]
update code-comments from
https://bugs.libre-soc.org/show_bug.cgi?id=784
Jacob Lifshay [Tue, 5 Apr 2022 04:55:58 +0000 (21:55 -0700)]
add github issue number
Jacob Lifshay [Tue, 5 Apr 2022 03:52:21 +0000 (20:52 -0700)]
working on adding CLDivRem
Jacob Lifshay [Mon, 4 Apr 2022 23:33:35 +0000 (16:33 -0700)]
remove unneeded dependencies to avoid dragging in systemd and gui junk
Jacob Lifshay [Mon, 4 Apr 2022 07:02:06 +0000 (00:02 -0700)]
fix pytest invocation
Jacob Lifshay [Mon, 4 Apr 2022 06:57:56 +0000 (23:57 -0700)]
make gitlab cache always be saved
syntax described in top comment in:
https://gitlab.com/gitlab-org/gitlab-runner/-/issues/27172
found here:
https://gitlab.com/gitlab-org/gitlab/-/issues/18969#note_811311064
Jacob Lifshay [Mon, 4 Apr 2022 06:26:50 +0000 (23:26 -0700)]
remove unnecessary after_script section
Jacob Lifshay [Mon, 4 Apr 2022 06:26:11 +0000 (23:26 -0700)]
fix PATH
Jacob Lifshay [Mon, 4 Apr 2022 06:14:58 +0000 (23:14 -0700)]
add .gitlab-ci.yml
Jacob Lifshay [Mon, 4 Apr 2022 05:46:31 +0000 (22:46 -0700)]
fix after move
Jacob Lifshay [Mon, 4 Apr 2022 05:41:12 +0000 (22:41 -0700)]
fix tests
Jacob Lifshay [Mon, 4 Apr 2022 05:37:46 +0000 (22:37 -0700)]
move clmul files from nmutil.git
https://git.libre-soc.org/?p=nmutil.git;a=commit;h=
2ef87c06d25b692ede35aa6340a108ba410b440a
nmutil.git/src/nmutil/clmul.py => src/nmigen_gf/hdl/clmul.py
nmutil.git/src/nmutil/test/test_clmul.py => src/nmigen_gf/hdl/test/test_clmul.py
Jacob Lifshay [Mon, 4 Apr 2022 05:22:12 +0000 (22:22 -0700)]
setup python project structure
Luke Kenneth Casson Leighton [Sun, 3 Apr 2022 22:31:14 +0000 (23:31 +0100)]
update link
Luke Kenneth Casson Leighton [Sun, 3 Apr 2022 22:01:25 +0000 (23:01 +0100)]
gratuitous change to trigger ikiwiki underlay update
Jacob Lifshay [Sun, 3 Apr 2022 21:28:23 +0000 (14:28 -0700)]
try updating again
Jacob Lifshay [Sun, 3 Apr 2022 21:12:50 +0000 (14:12 -0700)]
move gf_reference readme to proper location for ikiwiki
Jacob Lifshay [Sun, 3 Apr 2022 21:08:11 +0000 (14:08 -0700)]
Revert "temporarily remove COPYING.LGPLv3"
This reverts commit
af05a233a7c72a42287b4f267d1a5bc3c8a76603.
Jacob Lifshay [Sun, 3 Apr 2022 21:07:23 +0000 (14:07 -0700)]
temporarily remove COPYING.LGPLv3
Jacob Lifshay [Sun, 3 Apr 2022 20:56:24 +0000 (13:56 -0700)]
update again
Jacob Lifshay [Sun, 3 Apr 2022 20:27:22 +0000 (13:27 -0700)]
hopefully trigger underlay to update
Jacob Lifshay [Sun, 3 Apr 2022 20:20:30 +0000 (13:20 -0700)]
Move files from libreriscv.git/openpower/sv/bitmanip/
https://git.libre-soc.org/?p=libreriscv.git;a=tree;f=openpower/sv/bitmanip;hb=
633d57457d98b8c6ab7803fe72050f8918bba87f
Luke Kenneth Casson Leighton [Sun, 3 Apr 2022 10:02:56 +0000 (11:02 +0100)]
extra gratuitous edit to re-trigger underlay
Luke Kenneth Casson Leighton [Sun, 3 Apr 2022 09:53:19 +0000 (10:53 +0100)]
change to trigger underlay update
Luke Kenneth Casson Leighton [Sun, 3 Apr 2022 09:20:56 +0000 (10:20 +0100)]
to fit with ikiwiki underlays there has to be a directory structure
that matches from top-level
Jacob Lifshay [Sun, 3 Apr 2022 08:16:44 +0000 (01:16 -0700)]
add readme for reference dir
Jacob Lifshay [Sun, 3 Apr 2022 07:36:52 +0000 (00:36 -0700)]
initial commit