summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Andrew Waterman [Thu, 29 Jul 2010 02:08:04 +0000 (19:08 -0700)]
[sim,xcc] Changed instruction format to RISC-V
Massive changes to gcc, binutils to support new instruction encoding.
Simulator reflects these changes.
Yunsup Lee [Fri, 23 Jul 2010 01:38:01 +0000 (18:38 -0700)]
[sim] various fixes to get the sim work with the fesvr
Andrew Waterman [Thu, 22 Jul 2010 06:30:28 +0000 (23:30 -0700)]
[pk,sim] removed cop0 console i/o support
Andrew Waterman [Thu, 22 Jul 2010 03:12:09 +0000 (20:12 -0700)]
[pk,sim] first cut of appserver communication link
Andrew Waterman [Tue, 20 Jul 2010 05:58:42 +0000 (22:58 -0700)]
[pk,sim] added temporary "exit" functionality
Andrew Waterman [Mon, 19 Jul 2010 01:28:05 +0000 (18:28 -0700)]
Reorganized directory structure
Moved cross-compiler to /xcc/ rather than /
Added ISA sim in /sim/
Added Proxy Kernel in /pk/ (to be cleaned up)
Added opcode map to /opcodes/ (ditto)
Added documentation to /doc/
projects / riscv-isa-sim.git / log