summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Jean THOMAS [Tue, 9 Jun 2020 09:45:17 +0000 (11:45 +0200)]
Rework LiteDRAM wishbone frontend (wip)
Jean THOMAS [Tue, 9 Jun 2020 09:44:52 +0000 (11:44 +0200)]
Expose RAM size in gramCore
Jean THOMAS [Mon, 8 Jun 2020 16:54:08 +0000 (18:54 +0200)]
Fix links in README
Jean THOMAS [Mon, 8 Jun 2020 16:50:03 +0000 (18:50 +0200)]
Rework RAM port for nMigen compliance
Jean THOMAS [Mon, 8 Jun 2020 16:48:44 +0000 (18:48 +0200)]
Rename LiteDRAM to gram
Jean THOMAS [Mon, 8 Jun 2020 16:48:25 +0000 (18:48 +0200)]
Connect dramcore to SoC bus in ECPIX-5 example
Jean THOMAS [Mon, 8 Jun 2020 16:46:39 +0000 (18:46 +0200)]
Rename LiteDRAM to gram
Jean THOMAS [Mon, 8 Jun 2020 16:46:10 +0000 (18:46 +0200)]
Use CSRPrefixProxy for exposing CSR
Jean THOMAS [Mon, 8 Jun 2020 16:41:52 +0000 (18:41 +0200)]
Add CSRPrefixProxy to gram.compat
Jean THOMAS [Mon, 8 Jun 2020 16:04:47 +0000 (18:04 +0200)]
Update documentation
Jean THOMAS [Mon, 8 Jun 2020 16:04:24 +0000 (18:04 +0200)]
Add early code for libgram
Jean THOMAS [Mon, 8 Jun 2020 14:14:50 +0000 (16:14 +0200)]
Fix bugs in ECP5DDRPHY instanciation
Jean THOMAS [Mon, 8 Jun 2020 14:14:25 +0000 (16:14 +0200)]
Cleaning repo
Jean THOMAS [Mon, 8 Jun 2020 09:19:02 +0000 (11:19 +0200)]
Migrate FIFO frontend from Migen to nMigen
Jean THOMAS [Mon, 8 Jun 2020 09:17:46 +0000 (11:17 +0200)]
Rework DFI interface code
Jean THOMAS [Mon, 8 Jun 2020 09:16:56 +0000 (11:16 +0200)]
Clean unused code
Jean THOMAS [Mon, 8 Jun 2020 09:16:38 +0000 (11:16 +0200)]
Add copyright
Jean THOMAS [Mon, 8 Jun 2020 09:16:04 +0000 (11:16 +0200)]
Remove setaddr for submodule instanciation
Jean THOMAS [Mon, 8 Jun 2020 09:15:12 +0000 (11:15 +0200)]
Fix multiple drive issue
Jean THOMAS [Mon, 8 Jun 2020 09:14:42 +0000 (11:14 +0200)]
Add copyright
Jean THOMAS [Mon, 8 Jun 2020 09:12:43 +0000 (11:12 +0200)]
Fix PLL
Jean THOMAS [Fri, 5 Jun 2020 10:00:52 +0000 (12:00 +0200)]
Remove bandwidth meter
Jean THOMAS [Fri, 5 Jun 2020 10:00:42 +0000 (12:00 +0200)]
Fix direction in stream assignment
Jean THOMAS [Fri, 5 Jun 2020 08:35:02 +0000 (10:35 +0200)]
Fix typo
Jean THOMAS [Fri, 5 Jun 2020 08:29:19 +0000 (10:29 +0200)]
Remove useless variable
Jean THOMAS [Fri, 5 Jun 2020 08:29:08 +0000 (10:29 +0200)]
Fix signal drive error
Jean THOMAS [Fri, 5 Jun 2020 07:45:08 +0000 (09:45 +0200)]
Fix multi-driven signals in refresher
Jean THOMAS [Thu, 4 Jun 2020 17:17:21 +0000 (19:17 +0200)]
Bugfixing
Jean THOMAS [Thu, 4 Jun 2020 15:06:22 +0000 (17:06 +0200)]
Correct nMigen transition bugs
Jean THOMAS [Thu, 4 Jun 2020 09:54:15 +0000 (11:54 +0200)]
Add dram core as submodule
Jean THOMAS [Thu, 4 Jun 2020 09:46:38 +0000 (11:46 +0200)]
More nMigen conversion and fixes
Jean THOMAS [Thu, 4 Jun 2020 09:46:13 +0000 (11:46 +0200)]
Add second clock
Jean THOMAS [Thu, 4 Jun 2020 09:44:42 +0000 (11:44 +0200)]
Remove diff pairs in ECPIX5Platform
There is a weird issue occuring with diff pairs for clk and dqs signals. I double checked if those pins could be used for differential signals and it seems ok.
Jean THOMAS [Wed, 3 Jun 2020 18:58:22 +0000 (20:58 +0200)]
Initial commit
projects / gram.git / log