nmigen.git
5 years agohdl.ast: implement Array and ArrayProxy.
whitequark [Sat, 15 Dec 2018 17:16:22 +0000 (17:16 +0000)]
hdl.ast: implement Array and ArrayProxy.

5 years agoLower Python version requirement to 3.6.
whitequark [Sat, 15 Dec 2018 17:03:23 +0000 (17:03 +0000)]
Lower Python version requirement to 3.6.

5 years agohdl: appropriately rename tests. NFC.
whitequark [Sat, 15 Dec 2018 16:13:53 +0000 (16:13 +0000)]
hdl: appropriately rename tests. NFC.

5 years agohdl.ast: improve ClockSignal, ResetSignal documentation.
whitequark [Sat, 15 Dec 2018 14:58:31 +0000 (14:58 +0000)]
hdl.ast: improve ClockSignal, ResetSignal documentation.

5 years agoRename fhdl→hdl, genlib→lib.
whitequark [Sat, 15 Dec 2018 14:23:42 +0000 (14:23 +0000)]
Rename fhdl→hdl, genlib→lib.

5 years agoMove star imports to make `from nmigen import *` usable.
whitequark [Sat, 15 Dec 2018 14:20:10 +0000 (14:20 +0000)]
Move star imports to make `from nmigen import *` usable.

5 years agodoc: fix some Markdown awkwardness.
whitequark [Sat, 15 Dec 2018 12:07:56 +0000 (12:07 +0000)]
doc: fix some Markdown awkwardness.

5 years agodoc: update COMPAT_SUMMARY to reflect actual status.
whitequark [Sat, 15 Dec 2018 12:04:52 +0000 (12:04 +0000)]
doc: update COMPAT_SUMMARY to reflect actual status.

5 years agoDetermine Migen's API surface and document compatibility summary.
whitequark [Sat, 15 Dec 2018 11:51:09 +0000 (11:51 +0000)]
Determine Migen's API surface and document compatibility summary.

This also reorganizes README to more clearly describe what nMigen is,
since it was getting quite outdated.

5 years agopyback.sim: test Slice, Cat, Repl.
whitequark [Sat, 15 Dec 2018 10:09:14 +0000 (10:09 +0000)]
pyback.sim: test Slice, Cat, Repl.

5 years agofhdl.ast, back.pysim: implement shifts.
whitequark [Sat, 15 Dec 2018 09:58:30 +0000 (09:58 +0000)]
fhdl.ast, back.pysim: implement shifts.

5 years agofhdl.ast: refactor Operator.shape(). NFC.
whitequark [Sat, 15 Dec 2018 09:46:20 +0000 (09:46 +0000)]
fhdl.ast: refactor Operator.shape(). NFC.

5 years agoConsistently use '{!r}' in and only in TypeError messages.
whitequark [Sat, 15 Dec 2018 09:31:58 +0000 (09:31 +0000)]
Consistently use '{!r}' in and only in TypeError messages.

5 years agofhdl.ir: test iter_comb(), iter_sync() and iter_signals().
whitequark [Sat, 15 Dec 2018 09:26:36 +0000 (09:26 +0000)]
fhdl.ir: test iter_comb(), iter_sync() and iter_signals().

5 years agofhdl.ir: fix incorrect uses of positive to say non-negative.
whitequark [Sat, 15 Dec 2018 09:19:26 +0000 (09:19 +0000)]
fhdl.ir: fix incorrect uses of positive to say non-negative.

Also test Part and Slice properly.

5 years agocompat.fhdl.structure: handle If/Elif with multi-bit condition.
whitequark [Sat, 15 Dec 2018 00:10:54 +0000 (00:10 +0000)]
compat.fhdl.structure: handle If/Elif with multi-bit condition.

5 years agocompat.fhdl.module: allow adding native submodules to compat modules.
whitequark [Fri, 14 Dec 2018 23:40:15 +0000 (23:40 +0000)]
compat.fhdl.module: allow adding native submodules to compat modules.

5 years agoFix deprecations in Python 3.7.
whitequark [Fri, 14 Dec 2018 23:56:26 +0000 (23:56 +0000)]
Fix deprecations in Python 3.7.

5 years agoback.pysim: preserve process locations through add_sync_process().
whitequark [Fri, 14 Dec 2018 23:27:36 +0000 (23:27 +0000)]
back.pysim: preserve process locations through add_sync_process().

5 years agofhdl.ast: clean up stub error messages. NFC.
whitequark [Fri, 14 Dec 2018 22:54:07 +0000 (22:54 +0000)]
fhdl.ast: clean up stub error messages. NFC.

5 years agofhdl.ir: automatically flatten hierarchy to resolve driver conflicts.
whitequark [Fri, 14 Dec 2018 22:47:58 +0000 (22:47 +0000)]
fhdl.ir: automatically flatten hierarchy to resolve driver conflicts.

Fixes #5.

5 years agofhdl.ir: Fragment.{drive→add_driver}
whitequark [Fri, 14 Dec 2018 20:58:29 +0000 (20:58 +0000)]
fhdl.ir: Fragment.{drive→add_driver}

5 years agoback.pysim: count delta cycles separately to avoid clock drift.
whitequark [Fri, 14 Dec 2018 20:52:41 +0000 (20:52 +0000)]
back.pysim: count delta cycles separately to avoid clock drift.

5 years agoback.pysim: simplify.
whitequark [Fri, 14 Dec 2018 20:26:52 +0000 (20:26 +0000)]
back.pysim: simplify.

5 years agoback.pysim: revert 70ebc6f2.
whitequark [Fri, 14 Dec 2018 19:46:08 +0000 (19:46 +0000)]
back.pysim: revert 70ebc6f2.

5 years agoback.pysim: fix implicit boolean conversion.
whitequark [Fri, 14 Dec 2018 19:08:06 +0000 (19:08 +0000)]
back.pysim: fix implicit boolean conversion.

5 years agoback.pysim: squash one level of hierarchy.
whitequark [Fri, 14 Dec 2018 18:53:21 +0000 (18:53 +0000)]
back.pysim: squash one level of hierarchy.

There's really no point in the "top" node.

5 years agoback.pysim: implement blocking assignment semantics correctly.
whitequark [Fri, 14 Dec 2018 18:47:12 +0000 (18:47 +0000)]
back.pysim: implement blocking assignment semantics correctly.

5 years agoback.pysim: undriven sync signals should return to previous value.
whitequark [Fri, 14 Dec 2018 17:25:48 +0000 (17:25 +0000)]
back.pysim: undriven sync signals should return to previous value.

5 years agoback.pysim: in simulator sync processes, start by waiting for a tick.
whitequark [Fri, 14 Dec 2018 17:05:11 +0000 (17:05 +0000)]
back.pysim: in simulator sync processes, start by waiting for a tick.

This matches Migen behavior and also makes more sense.

5 years agoback.pysim: make initial phase configurable.
whitequark [Fri, 14 Dec 2018 16:46:16 +0000 (16:46 +0000)]
back.pysim: make initial phase configurable.

5 years agocompat.sim: match clock period.
whitequark [Fri, 14 Dec 2018 16:39:52 +0000 (16:39 +0000)]
compat.sim: match clock period.

5 years agocompat: add run_simulation shim.
whitequark [Fri, 14 Dec 2018 16:22:18 +0000 (16:22 +0000)]
compat: add run_simulation shim.

5 years agopysim.back: fix add_sync_process wrapper to handle signals correctly.
whitequark [Fri, 14 Dec 2018 16:21:53 +0000 (16:21 +0000)]
pysim.back: fix add_sync_process wrapper to handle signals correctly.

5 years agocompat.fhdl.module: fix specials.
whitequark [Fri, 14 Dec 2018 16:14:08 +0000 (16:14 +0000)]
compat.fhdl.module: fix specials.

5 years agocompat: add fhdl.specials.TSTriple shim.
whitequark [Fri, 14 Dec 2018 16:00:10 +0000 (16:00 +0000)]
compat: add fhdl.specials.TSTriple shim.

5 years agogenlib.io: import TSTriple from Migen.
whitequark [Fri, 14 Dec 2018 16:09:26 +0000 (16:09 +0000)]
genlib.io: import TSTriple from Migen.

5 years agofhdl.ast: fix Switch with constant test.
whitequark [Fri, 14 Dec 2018 16:07:25 +0000 (16:07 +0000)]
fhdl.ast: fix Switch with constant test.

5 years agocompat: add genlib.cdc.MultiReg shim.
whitequark [Fri, 14 Dec 2018 15:59:49 +0000 (15:59 +0000)]
compat: add genlib.cdc.MultiReg shim.

5 years agocompat.fhdl.module: update deprecation messages.
whitequark [Fri, 14 Dec 2018 16:00:31 +0000 (16:00 +0000)]
compat.fhdl.module: update deprecation messages.

5 years agoback.pysim: Simulator({gtkw_signals→traces}=).
whitequark [Fri, 14 Dec 2018 15:23:22 +0000 (15:23 +0000)]
back.pysim: Simulator({gtkw_signals→traces}=).

5 years agoback.pysim: better naming. NFC.
whitequark [Fri, 14 Dec 2018 15:21:13 +0000 (15:21 +0000)]
back.pysim: better naming. NFC.

5 years agoTravis: install pyvcd.
whitequark [Fri, 14 Dec 2018 14:47:03 +0000 (14:47 +0000)]
Travis: install pyvcd.

5 years agoback.pysim: implement most operators and add tests.
whitequark [Fri, 14 Dec 2018 14:21:22 +0000 (14:21 +0000)]
back.pysim: implement most operators and add tests.

5 years agoback.pysim: close .vcd/.gtkw files on context manager exit.
whitequark [Fri, 14 Dec 2018 13:59:03 +0000 (13:59 +0000)]
back.pysim: close .vcd/.gtkw files on context manager exit.

5 years agoback.pysim: show more legible names for processes in errors.
whitequark [Fri, 14 Dec 2018 13:50:19 +0000 (13:50 +0000)]
back.pysim: show more legible names for processes in errors.

5 years agoback.pysim: throw exceptions back at processes.
whitequark [Fri, 14 Dec 2018 13:43:25 +0000 (13:43 +0000)]
back.pysim: throw exceptions back at processes.

5 years agoback.pysim: add gtkw traces even more robustly.
whitequark [Fri, 14 Dec 2018 13:43:08 +0000 (13:43 +0000)]
back.pysim: add gtkw traces even more robustly.

5 years agoback.pysim: accept (and evaluate) generator functions.
whitequark [Fri, 14 Dec 2018 13:30:09 +0000 (13:30 +0000)]
back.pysim: accept (and evaluate) generator functions.

5 years agoback.pysim: skip VCD signal population if VCD is not requested.
whitequark [Fri, 14 Dec 2018 13:25:51 +0000 (13:25 +0000)]
back.pysim: skip VCD signal population if VCD is not requested.

5 years agoback.pysim: allow processes to evaluate expressions.
whitequark [Fri, 14 Dec 2018 13:21:58 +0000 (13:21 +0000)]
back.pysim: allow processes to evaluate expressions.

5 years agofhdl.ir: oops, we defined DomainError twice.
whitequark [Fri, 14 Dec 2018 12:59:54 +0000 (12:59 +0000)]
fhdl.ir: oops, we defined DomainError twice.

5 years agoback.pysim: more general clean-up.
whitequark [Fri, 14 Dec 2018 12:42:39 +0000 (12:42 +0000)]
back.pysim: more general clean-up.

5 years agoback.pysim: general clean-up.
whitequark [Fri, 14 Dec 2018 12:21:48 +0000 (12:21 +0000)]
back.pysim: general clean-up.

5 years agoback.pysim: accept any valid assignments from processes.
whitequark [Fri, 14 Dec 2018 12:18:41 +0000 (12:18 +0000)]
back.pysim: accept any valid assignments from processes.

5 years agoback.pysim: robustly retrieve vcd names for clk/rst when writing gtkw.
whitequark [Fri, 14 Dec 2018 10:57:13 +0000 (10:57 +0000)]
back.pysim: robustly retrieve vcd names for clk/rst when writing gtkw.

5 years agofhdl.xfrm: implement DomainLowerer.
whitequark [Fri, 14 Dec 2018 10:56:53 +0000 (10:56 +0000)]
fhdl.xfrm: implement DomainLowerer.

5 years agoback.pysim: undriven comb signals should return to reset value.
whitequark [Fri, 14 Dec 2018 09:12:38 +0000 (09:12 +0000)]
back.pysim: undriven comb signals should return to reset value.

5 years agoast, back.pysim: allow specifying user-defined decoders for signals.
whitequark [Fri, 14 Dec 2018 09:02:29 +0000 (09:02 +0000)]
ast, back.pysim: allow specifying user-defined decoders for signals.

5 years agoback.pysim: fix completely broken codegen for Switch.
whitequark [Fri, 14 Dec 2018 08:51:36 +0000 (08:51 +0000)]
back.pysim: fix completely broken codegen for Switch.

5 years agoback.pysim: raise an exception if delta cycles blow a process deadline.
whitequark [Fri, 14 Dec 2018 08:10:21 +0000 (08:10 +0000)]
back.pysim: raise an exception if delta cycles blow a process deadline.

5 years agoback.pysim: if requested, write a gtkw file with a useful preset.
whitequark [Fri, 14 Dec 2018 08:04:29 +0000 (08:04 +0000)]
back.pysim: if requested, write a gtkw file with a useful preset.

5 years agoback.pysim: explain how delta cycles work.
whitequark [Fri, 14 Dec 2018 07:26:26 +0000 (07:26 +0000)]
back.pysim: explain how delta cycles work.

5 years agoback.pysim: delay clock processes by one half period.
whitequark [Fri, 14 Dec 2018 05:17:43 +0000 (05:17 +0000)]
back.pysim: delay clock processes by one half period.

Makes it easier to see initial delta cycles.

5 years agoback.pysim: implement "sync processes", like migen.sim generators.
whitequark [Fri, 14 Dec 2018 05:13:58 +0000 (05:13 +0000)]
back.pysim: implement "sync processes", like migen.sim generators.

5 years agoback.pysim: allow suspending processes until a tick in a domain.
whitequark [Fri, 14 Dec 2018 04:33:06 +0000 (04:33 +0000)]
back.pysim: allow suspending processes until a tick in a domain.

5 years agoback.pysim: use bare ints for signal values (-5% runtime).
whitequark [Fri, 14 Dec 2018 03:05:57 +0000 (03:05 +0000)]
back.pysim: use bare ints for signal values (-5% runtime).

5 years agosetup: add missing import.
whitequark [Fri, 14 Dec 2018 02:32:37 +0000 (02:32 +0000)]
setup: add missing import.

5 years agoback.pysim: collect handlers before running (-5% runtime).
whitequark [Thu, 13 Dec 2018 18:34:44 +0000 (18:34 +0000)]
back.pysim: collect handlers before running (-5% runtime).

5 years agoback.pysim: allow multiple registered handlers per signal.
whitequark [Thu, 13 Dec 2018 18:28:11 +0000 (18:28 +0000)]
back.pysim: allow multiple registered handlers per signal.

5 years agoback.pysim: fix handling of process termination.
whitequark [Thu, 13 Dec 2018 18:17:58 +0000 (18:17 +0000)]
back.pysim: fix handling of process termination.

5 years agoback.pysim: new simulator backend (WIP).
whitequark [Thu, 13 Dec 2018 18:00:05 +0000 (18:00 +0000)]
back.pysim: new simulator backend (WIP).

5 years agofhdl.cd: rename ClockDomain signals together with domain.
whitequark [Thu, 13 Dec 2018 15:24:55 +0000 (15:24 +0000)]
fhdl.cd: rename ClockDomain signals together with domain.

5 years agofhdl.ir: move Fragment prepare logic from back.rtlil.
whitequark [Thu, 13 Dec 2018 14:33:39 +0000 (14:33 +0000)]
fhdl.ir: move Fragment prepare logic from back.rtlil.

5 years agoback.verilog: remove debug code.
whitequark [Thu, 13 Dec 2018 13:42:54 +0000 (13:42 +0000)]
back.verilog: remove debug code.

5 years agofhdl.ir: record port direction explicitly.
whitequark [Thu, 13 Dec 2018 13:12:31 +0000 (13:12 +0000)]
fhdl.ir: record port direction explicitly.

No point in recalculating this in the backend when writing RTLIL or
Verilog port directions.

5 years agocompat.genlib.fsm: import/wrap Migen code.
whitequark [Thu, 13 Dec 2018 12:40:14 +0000 (12:40 +0000)]
compat.genlib.fsm: import/wrap Migen code.

5 years agofhdl.ir: a subfragment's input that we don't drive is also our input.
whitequark [Thu, 13 Dec 2018 11:50:56 +0000 (11:50 +0000)]
fhdl.ir: a subfragment's input that we don't drive is also our input.

5 years agofhdl, back: trace and emit source locations of values.
whitequark [Thu, 13 Dec 2018 11:35:20 +0000 (11:35 +0000)]
fhdl, back: trace and emit source locations of values.

5 years agoback.rtlil: never give subfragment cells names starting with $.
whitequark [Thu, 13 Dec 2018 11:30:16 +0000 (11:30 +0000)]
back.rtlil: never give subfragment cells names starting with $.

5 years agofhdl.ir: don't crash propagataing ports in empty fragments.
whitequark [Thu, 13 Dec 2018 11:25:49 +0000 (11:25 +0000)]
fhdl.ir: don't crash propagataing ports in empty fragments.

5 years agofhdl.ir: implement clock domain propagation.
whitequark [Thu, 13 Dec 2018 11:01:03 +0000 (11:01 +0000)]
fhdl.ir: implement clock domain propagation.

5 years agofhdl.ir: remove iter_domains().
whitequark [Thu, 13 Dec 2018 10:18:57 +0000 (10:18 +0000)]
fhdl.ir: remove iter_domains().

5 years agofhdl: cd_name→domain.
whitequark [Thu, 13 Dec 2018 10:15:01 +0000 (10:15 +0000)]
fhdl: cd_name→domain.

5 years agofhdl.cd: add tests.
whitequark [Thu, 13 Dec 2018 09:19:16 +0000 (09:19 +0000)]
fhdl.cd: add tests.

5 years agofhdl.xfrm: implement DomainRenamer.
whitequark [Thu, 13 Dec 2018 08:57:14 +0000 (08:57 +0000)]
fhdl.xfrm: implement DomainRenamer.

5 years agofhdl.xfrm: add test for ControlInserter with subfragments.
whitequark [Thu, 13 Dec 2018 08:45:10 +0000 (08:45 +0000)]
fhdl.xfrm: add test for ControlInserter with subfragments.

5 years agofhdl.xfrm: add tests for ResetInserter, CEInserter.
whitequark [Thu, 13 Dec 2018 08:39:02 +0000 (08:39 +0000)]
fhdl.xfrm: add tests for ResetInserter, CEInserter.

5 years agofhdl.ir: add tests for port propagation.
whitequark [Thu, 13 Dec 2018 08:09:39 +0000 (08:09 +0000)]
fhdl.ir: add tests for port propagation.

5 years agoSet up Travis CI.
whitequark [Thu, 13 Dec 2018 07:50:12 +0000 (07:50 +0000)]
Set up Travis CI.

5 years agoAdd LICENSE.
whitequark [Thu, 13 Dec 2018 07:51:43 +0000 (07:51 +0000)]
Add LICENSE.

5 years agosetup: check Python version.
whitequark [Thu, 13 Dec 2018 07:47:07 +0000 (07:47 +0000)]
setup: check Python version.

5 years agofhdl.dsl: add tests for lowering. 99% branch coverage.
whitequark [Thu, 13 Dec 2018 07:33:56 +0000 (07:33 +0000)]
fhdl.dsl: add tests for lowering. 99% branch coverage.

5 years agofhdl.cd: rename ClockDomain.{reset→rst}.
whitequark [Thu, 13 Dec 2018 07:27:27 +0000 (07:27 +0000)]
fhdl.cd: rename ClockDomain.{reset→rst}.

5 years agofhdl.dsl: add tests for submodules.
whitequark [Thu, 13 Dec 2018 07:24:28 +0000 (07:24 +0000)]
fhdl.dsl: add tests for submodules.

5 years agofhdl.dsl: use less error-prone Switch/Case two-level syntax.
whitequark [Thu, 13 Dec 2018 07:11:06 +0000 (07:11 +0000)]
fhdl.dsl: use less error-prone Switch/Case two-level syntax.

5 years agofhdl.dsl: add tests for d.comb/d.sync, If/Elif/Else.
whitequark [Thu, 13 Dec 2018 06:06:51 +0000 (06:06 +0000)]
fhdl.dsl: add tests for d.comb/d.sync, If/Elif/Else.

5 years agofhdl.ast: fix Switch._?hs_signals() for switch without statements.
whitequark [Thu, 13 Dec 2018 05:00:44 +0000 (05:00 +0000)]
fhdl.ast: fix Switch._?hs_signals() for switch without statements.

5 years agoback.verilog: detect undriven public wires using Yosys.
whitequark [Thu, 13 Dec 2018 04:51:15 +0000 (04:51 +0000)]
back.verilog: detect undriven public wires using Yosys.

This should never happen, and is certainly a logic bug in nMigen.

5 years agoback.rtlil: fix swapped operands in sync assign.
whitequark [Thu, 13 Dec 2018 04:34:22 +0000 (04:34 +0000)]
back.rtlil: fix swapped operands in sync assign.