projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0a90aa1) | patch
sim.pysim: write the next, not curr signal value to the VCD file
authorJacob Lifshay <programmerjake@gmail.com>
Mon, 13 Jul 2020 02:10:01 +0000 (19:10 -0700)
committerGitHub <noreply@github.com>
Mon, 13 Jul 2020 02:10:01 +0000 (02:10 +0000)
commit58f1d4bcb67176bb91082ff3c2065fea9a10837e
treee45ace6eb35b7d138b334e50b7d69d3546ba6c31tree
parent0a90aa1b1709fcfce48751c345b4b466ac09fc1ecommit | diff
sim.pysim: write the next, not curr signal value to the VCD file

This is a temporary fix for #429.
nmigen/sim/pysim.py diff | blob | history