projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ea04947) | patch
migen/fhdl/specials: use fdict to pass memory initialization files to VerilogConvert...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 30 Mar 2015 09:26:10 +0000 (11:26 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 30 Mar 2015 09:37:59 +0000 (11:37 +0200)
commit95cfc444e60ea18fa0efef229582923b2e695631
treeea7f8191a19a05f8a7fede16d2eb4cb876c9fa42tree
parentea04947519224628948b10c9b9e42cd0ed2252d6commit | diff
migen/fhdl/specials: use fdict to pass memory initialization files to VerilogConvert and print them in __str__ method
migen/fhdl/specials.py diff | blob | history
migen/fhdl/verilog.py diff | blob | history