projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3df4297) | patch
back.pysim: make `write_vcd(traces=)` actually use those traces.
authorwhitequark <whitequark@whitequark.org>
Thu, 6 Feb 2020 17:07:48 +0000 (17:07 +0000)
committerwhitequark <whitequark@whitequark.org>
Thu, 6 Feb 2020 17:07:48 +0000 (17:07 +0000)
commitd3775eedd742992011712f6cce7d4246ebc81e16
treedba0d1caac85744be8510bf7dc3eee180b655ba4tree
parent3df429703c4067baf7718c00cb21d733d4454492commit | diff
back.pysim: make `write_vcd(traces=)` actually use those traces.

Reported in #280.
nmigen/back/pysim.py diff | blob | history