From 1a399c6456b6ca7becf89a5c825b2c8d7b34dc3e Mon Sep 17 00:00:00 2001
From: Miodrag Milanovic <mmicko@gmail.com>
Date: Fri, 4 Oct 2019 09:39:34 +0200
Subject: [PATCH] remove not needed top module

---
 tests/xilinx/tribuf.v  | 15 ---------------
 tests/xilinx/tribuf.ys |  4 ++--
 2 files changed, 2 insertions(+), 17 deletions(-)

diff --git a/tests/xilinx/tribuf.v b/tests/xilinx/tribuf.v
index 75149d8ba..c64468253 100644
--- a/tests/xilinx/tribuf.v
+++ b/tests/xilinx/tribuf.v
@@ -6,18 +6,3 @@ module tristate (en, i, o);
     always @(en or i)
 		o <= (en)? i : 1'bZ;
 endmodule
-
-
-module top (
-input en,
-input a,
-output b
-);
-
-tristate u_tri (
-        .en (en ),
-        .i (a ),
-        .o (b )
-    );
-
-endmodule
diff --git a/tests/xilinx/tribuf.ys b/tests/xilinx/tribuf.ys
index 696be2620..c9cfb8546 100644
--- a/tests/xilinx/tribuf.ys
+++ b/tests/xilinx/tribuf.ys
@@ -1,12 +1,12 @@
 read_verilog tribuf.v
-hierarchy -top top
+hierarchy -top tristate
 proc
 tribuf
 flatten
 synth
 equiv_opt -assert -map +/xilinx/cells_sim.v -map +/simcells.v synth_xilinx # equivalency check
 design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
-cd top # Constrain all select calls below inside the top module
+cd tristate # Constrain all select calls below inside the top module
 # TODO :: Tristate logic not yet supported; see https://github.com/YosysHQ/yosys/issues/1225
 select -assert-count 1 t:$_TBUF_
 select -assert-none t:$_TBUF_ %% t:* %D
-- 
2.30.2