From 2d253675a40ab92a2fce25e2d1de20efab823e81 Mon Sep 17 00:00:00 2001
From: Shriya Sharma <shriya@redsemiconductor.com>
Date: Tue, 26 Sep 2023 11:24:57 +0100
Subject: [PATCH] Added  brackets for lha instruction

---
 openpower/isa/fixedload.mdwn | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/openpower/isa/fixedload.mdwn b/openpower/isa/fixedload.mdwn
index b63be01a..14d72840 100644
--- a/openpower/isa/fixedload.mdwn
+++ b/openpower/isa/fixedload.mdwn
@@ -234,7 +234,7 @@ Description:
 
     Let the effective address (EA) be the sum (RA|0)+ D.
     The halfword in storage addressed by EA is loaded into
-    RT48:63. RT 0:47 are filled with a copy of bit 0 of the
+    RT[48:63]. RT[0:47] are filled with a copy of bit 0 of the
     loaded halfword.
 
 Special Registers Altered:
-- 
2.30.2