From 2f7614ff4e36d5a8ca05119ebb12a7379a65f5ff Mon Sep 17 00:00:00 2001
From: Luke Kenneth Casson Leighton <lkcl@lkcl.net>
Date: Tue, 10 Jul 2018 03:45:40 +0100
Subject: [PATCH] add talk

---
 shakti/m_class/libre_riscv_chennai_2018.tex | 91 +++++++++++++++++++++
 1 file changed, 91 insertions(+)
 create mode 100644 shakti/m_class/libre_riscv_chennai_2018.tex

diff --git a/shakti/m_class/libre_riscv_chennai_2018.tex b/shakti/m_class/libre_riscv_chennai_2018.tex
new file mode 100644
index 000000000..15fab62e6
--- /dev/null
+++ b/shakti/m_class/libre_riscv_chennai_2018.tex
@@ -0,0 +1,91 @@
+\documentclass[slidestop]{beamer}
+\usepackage{beamerthemesplit}
+\usepackage{graphics}
+\usepackage{pstricks}
+
+\title{Commercial Libre-RISCV SoC}
+\author{Luke Kenneth Casson Leighton}
+
+
+\begin{document}
+
+\frame{
+   \begin{center}
+    \huge{Designing a Commercial Libre RISC-V SoC}\\
+    \vspace{32pt}
+    \Large{Ethical Strategic Leveraging of the benefits}\\
+    \Large{of Libre and Open SW/HW}\\
+    \Large{for pure unadulterated Commercial gain}\\
+    \vspace{24pt}
+    \Large{Chennai 9th RISC-V Workshop}\\
+    \vspace{16pt}
+    \large{\today}
+  \end{center}
+}
+
+
+\frame{\frametitle{Credits and Acknowledgements}
+
+ \begin{itemize}
+   \item The Designers of RISC-V\vspace{15pt}
+   \item The Shakti Group\vspace{15pt}
+   \item Prof. G S Madhusudan\vspace{15pt}
+   \item Neel Gala\vspace{15pt}
+   \item Rishabh Jain\vspace{15pt}
+  \end{itemize}
+}
+
+
+\frame{\frametitle{Why, How, What?}
+
+ \begin{itemize}
+   \item Why? Because these days it's just not necessary to
+         make [un]ethical compromises in order to make a profitable,
+         desirable mass-volume product\\
+         {\it (There's enough companies doing that: where it's got us??)}
+   \item How? By leveraging the long-establised strategic cost and
+         maintenance benefits of libre-licensed software (and
+         HDL), and
+         {\it making sure that the people who provide it are
+         financially rewarded}
+   \item What? A 2.5ghz RISC-V 64-bit System-on-a-Chip that has
+		 a 3D Embedded GPU, 1080p Video decode, and interfaces
+		 to make it attractive for use in tablets, netbooks, industrial
+		 embedded and more.  Under 400 pins, under USD \$4.\\
+  {\it All sounds obvious... but is it practical and achievable?}
+  \end{itemize}
+}
+
+
+\frame{\frametitle{TODO}
+
+ \begin{itemize}
+   \item TODO\vspace{8pt}
+  \end{itemize}
+}
+
+
+\frame{\frametitle{Summary}
+
+ \begin{itemize}
+   \item TODO
+  \end{itemize}
+}
+
+
+\frame{
+  \begin{center}
+    {\Huge The end\vspace{20pt}\\
+		   Thank you\vspace{20pt}\\
+		   Questions?\vspace{20pt}
+	}
+  \end{center}
+  
+  \begin{itemize}
+	\item Discussion: 
+	\item http://libre-riscv.org/shakti/m\_class/
+  \end{itemize}
+}
+
+
+\end{document}
-- 
2.30.2