From 6ed567d6002df081dd6cf2db6685d3e66c11272b Mon Sep 17 00:00:00 2001
From: Andreas Hansson <andreas.hansson@arm.com>
Date: Thu, 17 Nov 2016 04:54:14 -0500
Subject: [PATCH] alpha: Remove ALPHA tru64 support and associated tests

No one appears to be using it, and it is causing build issues
and increases the development and maintenance effort.
---
 src/arch/alpha/AlphaSystem.py                 |    6 -
 src/arch/alpha/SConscript                     |    3 -
 src/arch/alpha/kernel_stats.cc                |   11 -
 src/arch/alpha/tru64/process.cc               |  584 -----
 src/arch/alpha/tru64/process.hh               |   60 -
 src/arch/alpha/tru64/system.cc                |   92 -
 src/arch/alpha/tru64/system.hh                |   76 -
 src/arch/alpha/tru64/tru64.cc                 |   94 -
 src/arch/alpha/tru64/tru64.hh                 |  168 --
 src/kern/SConscript                           |    8 -
 src/kern/kernel_stats.cc                      |   21 -
 src/kern/kernel_stats.hh                      |    5 -
 src/kern/tru64/dump_mbuf.cc                   |   82 -
 src/kern/tru64/dump_mbuf.hh                   |   40 -
 src/kern/tru64/mbuf.hh                        |  100 -
 src/kern/tru64/printf.cc                      |  272 ---
 src/kern/tru64/printf.hh                      |   40 -
 src/kern/tru64/tru64.hh                       | 1222 ----------
 src/kern/tru64/tru64_events.cc                |  114 -
 src/kern/tru64/tru64_events.hh                |   86 -
 src/kern/tru64/tru64_syscalls.cc              |  440 ----
 src/kern/tru64/tru64_syscalls.hh              |  361 ---
 src/sim/process.cc                            |    5 -
 tests/long/se/20.parser/ref/alpha/tru64/NOTE  |    6 -
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    7 -
 .../ref/alpha/tru64/minor-timing/simout       |   72 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  833 -------
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |   53 -
 .../ref/alpha/tru64/minor-timing/simout       |   17 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  794 ------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../30.eon/ref/alpha/tru64/o3-timing/simerr   |   53 -
 .../30.eon/ref/alpha/tru64/o3-timing/simout   |   17 -
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1059 --------
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |   52 -
 .../ref/alpha/tru64/simple-timing/simout      |   17 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  555 -----
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    8 -
 .../ref/alpha/tru64/minor-timing/simout       |  653 -----
 .../ref/alpha/tru64/minor-timing/stats.txt    |  829 -------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../ref/alpha/tru64/o3-timing/simerr          |    8 -
 .../ref/alpha/tru64/o3-timing/simout          |  653 -----
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1097 ---------
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |    7 -
 .../ref/alpha/tru64/simple-atomic/simout      |  653 -----
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |    7 -
 .../ref/alpha/tru64/simple-timing/simout      |  653 -----
 .../ref/alpha/tru64/simple-timing/stats.txt   |  571 -----
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    7 -
 .../ref/alpha/tru64/minor-timing/simout       |   14 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  829 -------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../ref/alpha/tru64/o3-timing/simerr          |    7 -
 .../ref/alpha/tru64/o3-timing/simout          |   14 -
 .../ref/alpha/tru64/o3-timing/smred.msg       |  158 --
 .../ref/alpha/tru64/o3-timing/smred.out       |  258 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1097 ---------
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    7 -
 .../ref/alpha/tru64/minor-timing/simout       |   29 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  836 -------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../60.bzip2/ref/alpha/tru64/o3-timing/simerr |    7 -
 .../60.bzip2/ref/alpha/tru64/o3-timing/simout |   29 -
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1119 ---------
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |    6 -
 .../ref/alpha/tru64/simple-atomic/simout      |   29 -
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |    6 -
 .../ref/alpha/tru64/simple-timing/simout      |   29 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  566 -----
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    7 -
 .../ref/alpha/tru64/minor-timing/simout       |   29 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  795 ------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../70.twolf/ref/alpha/tru64/o3-timing/simerr |    7 -
 .../70.twolf/ref/alpha/tru64/o3-timing/simout |   29 -
 .../ref/alpha/tru64/o3-timing/smred.out       |  276 ---
 .../ref/alpha/tru64/o3-timing/smred.pin       |   17 -
 .../ref/alpha/tru64/o3-timing/smred.pl1       |   11 -
 .../ref/alpha/tru64/o3-timing/smred.pl2       |    2 -
 .../ref/alpha/tru64/o3-timing/smred.sav       |   18 -
 .../ref/alpha/tru64/o3-timing/smred.sv2       |   19 -
 .../ref/alpha/tru64/o3-timing/smred.twf       |   29 -
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1074 ---------
 .../ref/alpha/tru64/minor-timing/config.ini   |  877 -------
 .../ref/alpha/tru64/minor-timing/simerr       |    4 -
 .../ref/alpha/tru64/minor-timing/simout       |   15 -
 .../ref/alpha/tru64/minor-timing/stats.txt    |  759 ------
 .../ref/alpha/tru64/o3-timing/config.ini      |  825 -------
 .../00.hello/ref/alpha/tru64/o3-timing/simerr |    5 -
 .../00.hello/ref/alpha/tru64/o3-timing/simout |   15 -
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1016 --------
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |    3 -
 .../ref/alpha/tru64/simple-atomic/simout      |   15 -
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../config.ini                                | 1456 -----------
 .../simple-timing-ruby-MESI_Two_Level/simerr  |   11 -
 .../simple-timing-ruby-MESI_Two_Level/simout  |   15 -
 .../stats.txt                                 |  758 ------
 .../config.ini                                | 1448 -----------
 .../simerr                                    |   11 -
 .../simout                                    |   15 -
 .../stats.txt                                 |  752 ------
 .../config.ini                                | 2138 -----------------
 .../simple-timing-ruby-MOESI_CMP_token/simerr |   11 -
 .../simple-timing-ruby-MOESI_CMP_token/simout |   15 -
 .../stats.txt                                 |  850 -------
 .../config.ini                                | 1514 ------------
 .../simple-timing-ruby-MOESI_hammer/simerr    |   11 -
 .../simple-timing-ruby-MOESI_hammer/simout    |   15 -
 .../simple-timing-ruby-MOESI_hammer/stats.txt |  778 ------
 .../alpha/tru64/simple-timing-ruby/config.ini | 1266 ----------
 .../ref/alpha/tru64/simple-timing-ruby/simerr |   11 -
 .../ref/alpha/tru64/simple-timing-ruby/simout |   15 -
 .../alpha/tru64/simple-timing-ruby/stats.txt  |  654 -----
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |    3 -
 .../ref/alpha/tru64/simple-timing/simout      |   15 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  519 ----
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |   52 -
 .../ref/alpha/tru64/simple-atomic/simout      |   17 -
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |    6 -
 .../ref/alpha/tru64/simple-atomic/simout      |   14 -
 .../ref/alpha/tru64/simple-atomic/smred.msg   |  158 --
 .../ref/alpha/tru64/simple-atomic/smred.out   |  258 --
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |    6 -
 .../ref/alpha/tru64/simple-timing/simout      |   14 -
 .../ref/alpha/tru64/simple-timing/smred.msg   |  158 --
 .../ref/alpha/tru64/simple-timing/smred.out   |  258 --
 .../ref/alpha/tru64/simple-timing/stats.txt   |  569 -----
 .../ref/alpha/tru64/simple-atomic/config.ini  |  203 --
 .../ref/alpha/tru64/simple-atomic/simerr      |    6 -
 .../ref/alpha/tru64/simple-atomic/simout      |   29 -
 .../ref/alpha/tru64/simple-atomic/smred.out   |  276 ---
 .../ref/alpha/tru64/simple-atomic/smred.pin   |   17 -
 .../ref/alpha/tru64/simple-atomic/smred.pl1   |   11 -
 .../ref/alpha/tru64/simple-atomic/smred.pl2   |    2 -
 .../ref/alpha/tru64/simple-atomic/smred.sav   |   18 -
 .../ref/alpha/tru64/simple-atomic/smred.sv2   |   19 -
 .../ref/alpha/tru64/simple-atomic/smred.twf   |   29 -
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  167 --
 .../ref/alpha/tru64/simple-timing/config.ini  |  366 ---
 .../ref/alpha/tru64/simple-timing/simerr      |    6 -
 .../ref/alpha/tru64/simple-timing/simout      |   29 -
 .../ref/alpha/tru64/simple-timing/smred.out   |  276 ---
 .../ref/alpha/tru64/simple-timing/smred.pin   |   17 -
 .../ref/alpha/tru64/simple-timing/smred.pl1   |   11 -
 .../ref/alpha/tru64/simple-timing/smred.pl2   |    2 -
 .../ref/alpha/tru64/simple-timing/smred.sav   |   18 -
 .../ref/alpha/tru64/simple-timing/smred.sv2   |   19 -
 .../ref/alpha/tru64/simple-timing/smred.twf   |   29 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  555 -----
 tests/test-progs/hello/bin/alpha/tru64/hello  |  Bin 312176 -> 0 bytes
 172 files changed, 52421 deletions(-)
 delete mode 100644 src/arch/alpha/tru64/process.cc
 delete mode 100644 src/arch/alpha/tru64/process.hh
 delete mode 100644 src/arch/alpha/tru64/system.cc
 delete mode 100644 src/arch/alpha/tru64/system.hh
 delete mode 100644 src/arch/alpha/tru64/tru64.cc
 delete mode 100644 src/arch/alpha/tru64/tru64.hh
 delete mode 100644 src/kern/tru64/dump_mbuf.cc
 delete mode 100644 src/kern/tru64/dump_mbuf.hh
 delete mode 100644 src/kern/tru64/mbuf.hh
 delete mode 100644 src/kern/tru64/printf.cc
 delete mode 100644 src/kern/tru64/printf.hh
 delete mode 100644 src/kern/tru64/tru64.hh
 delete mode 100644 src/kern/tru64/tru64_events.cc
 delete mode 100644 src/kern/tru64/tru64_events.hh
 delete mode 100644 src/kern/tru64/tru64_syscalls.cc
 delete mode 100644 src/kern/tru64/tru64_syscalls.hh
 delete mode 100644 tests/long/se/20.parser/ref/alpha/tru64/NOTE
 delete mode 100644 tests/long/se/20.parser/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.msg
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.out
 delete mode 100644 tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.out
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pin
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl1
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl2
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sav
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sv2
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.twf
 delete mode 100644 tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100644 tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.msg
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.out
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.msg
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.out
 delete mode 100644 tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
 delete mode 100755 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
 delete mode 100755 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.out
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pin
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl1
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl2
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sav
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sv2
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.twf
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
 delete mode 100755 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simerr
 delete mode 100755 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simout
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.out
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pin
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl1
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl2
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sav
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sv2
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.twf
 delete mode 100644 tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
 delete mode 100755 tests/test-progs/hello/bin/alpha/tru64/hello

diff --git a/src/arch/alpha/AlphaSystem.py b/src/arch/alpha/AlphaSystem.py
index 5e4822f00..1bf3b1981 100644
--- a/src/arch/alpha/AlphaSystem.py
+++ b/src/arch/alpha/AlphaSystem.py
@@ -54,9 +54,3 @@ class FreebsdAlphaSystem(AlphaSystem):
     cxx_header = "arch/alpha/freebsd/system.hh"
     system_type = 34
     system_rev = 1 << 10
-
-class Tru64AlphaSystem(AlphaSystem):
-    type = 'Tru64AlphaSystem'
-    cxx_header = "arch/alpha/tru64/system.hh"
-    system_type = 12
-    system_rev = 2<<1
diff --git a/src/arch/alpha/SConscript b/src/arch/alpha/SConscript
index 2f923f313..cf528ebf1 100644
--- a/src/arch/alpha/SConscript
+++ b/src/arch/alpha/SConscript
@@ -52,9 +52,6 @@ if env['TARGET_ISA'] == 'alpha':
     Source('stacktrace.cc')
     Source('system.cc')
     Source('tlb.cc')
-    Source('tru64/process.cc')
-    Source('tru64/system.cc')
-    Source('tru64/tru64.cc')
     Source('utility.cc')
     Source('vtophys.cc')
 
diff --git a/src/arch/alpha/kernel_stats.cc b/src/arch/alpha/kernel_stats.cc
index 94142a031..ada79c757 100644
--- a/src/arch/alpha/kernel_stats.cc
+++ b/src/arch/alpha/kernel_stats.cc
@@ -39,7 +39,6 @@
 #include "base/trace.hh"
 #include "cpu/thread_context.hh"
 #include "debug/Context.hh"
-#include "kern/tru64/tru64_syscalls.hh"
 #include "sim/system.hh"
 
 using namespace std;
@@ -181,16 +180,6 @@ Statistics::callpal(int code, ThreadContext *tc)
         return;
 
     _callpal[code]++;
-
-    switch (code) {
-      case PAL::callsys: {
-          int number = tc->readIntReg(0);
-          if (SystemCalls<Tru64>::validSyscallNumber(number)) {
-              int cvtnum = SystemCalls<Tru64>::convert(number);
-              _syscall[cvtnum]++;
-          }
-      } break;
-    }
 }
 
 void
diff --git a/src/arch/alpha/tru64/process.cc b/src/arch/alpha/tru64/process.cc
deleted file mode 100644
index 071428d5e..000000000
--- a/src/arch/alpha/tru64/process.cc
+++ /dev/null
@@ -1,584 +0,0 @@
-/*
- * Copyright (c) 2001-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Steve Reinhardt
- *          Ali Saidi
- */
-
-#include "arch/alpha/tru64/process.hh"
-#include "arch/alpha/tru64/tru64.hh"
-#include "arch/alpha/isa_traits.hh"
-#include "cpu/thread_context.hh"
-#include "kern/tru64/tru64.hh"
-#include "sim/byteswap.hh"
-#include "sim/process.hh"
-#include "sim/syscall_emul.hh"
-
-using namespace std;
-using namespace AlphaISA;
-
-/// Target uname() handler.
-static SyscallReturn
-unameFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-          ThreadContext *tc)
-{
-    int index = 0;
-    TypedBufferArg<AlphaTru64::utsname> name(process->getSyscallArg(tc, index));
-
-    strcpy(name->sysname, "OSF1");
-    strcpy(name->nodename, "m5.eecs.umich.edu");
-    strcpy(name->release, "V5.1");
-    strcpy(name->version, "732");
-    strcpy(name->machine, "alpha");
-
-    name.copyOut(tc->getMemProxy());
-    return 0;
-}
-
-/// Target getsysyinfo() handler.
-static SyscallReturn
-getsysinfoFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-               ThreadContext *tc)
-{
-    int index = 0;
-    unsigned op = process->getSyscallArg(tc, index);
-    Addr bufPtr = process->getSyscallArg(tc, index);
-    unsigned nbytes = process->getSyscallArg(tc, index);
-
-    switch (op) {
-
-      case AlphaTru64::GSI_MAX_CPU: {
-          TypedBufferArg<uint32_t> max_cpu(bufPtr);
-          *max_cpu = htog((uint32_t)process->numCpus());
-          max_cpu.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_CPUS_IN_BOX: {
-          TypedBufferArg<uint32_t> cpus_in_box(bufPtr);
-          *cpus_in_box = htog((uint32_t)process->numCpus());
-          cpus_in_box.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_PHYSMEM: {
-          TypedBufferArg<uint64_t> physmem(bufPtr);
-          *physmem = htog((uint64_t)1024 * 1024);  // physical memory in KB
-          physmem.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_CPU_INFO: {
-          TypedBufferArg<AlphaTru64::cpu_info> infop(bufPtr);
-
-          infop->current_cpu = htog(0);
-          infop->cpus_in_box = htog(process->numCpus());
-          infop->cpu_type = htog(57);
-          infop->ncpus = htog(process->numCpus());
-          uint64_t cpumask = (1 << process->numCpus()) - 1;
-          infop->cpus_present = infop->cpus_running = htog(cpumask);
-          infop->cpu_binding = htog(0);
-          infop->cpu_ex_binding = htog(0);
-          infop->mhz = htog(667);
-
-          infop.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_PROC_TYPE: {
-          TypedBufferArg<uint64_t> proc_type(bufPtr);
-          *proc_type = htog((uint64_t)11);
-          proc_type.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_PLATFORM_NAME: {
-          BufferArg bufArg(bufPtr, nbytes);
-          strncpy((char *)bufArg.bufferPtr(),
-                  "COMPAQ Professional Workstation XP1000",
-                  nbytes);
-          bufArg.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      case AlphaTru64::GSI_CLK_TCK: {
-          TypedBufferArg<uint64_t> clk_hz(bufPtr);
-          *clk_hz = htog((uint64_t)1024);
-          clk_hz.copyOut(tc->getMemProxy());
-          return 1;
-      }
-
-      default:
-        warn("getsysinfo: unknown op %d\n", op);
-        break;
-    }
-
-    return 0;
-}
-
-/// Target setsysyinfo() handler.
-static SyscallReturn
-setsysinfoFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-               ThreadContext *tc)
-{
-    int index = 0;
-    unsigned op = process->getSyscallArg(tc, index);
-
-    switch (op) {
-      case AlphaTru64::SSI_IEEE_FP_CONTROL:
-        warn("setsysinfo: ignoring ieee_set_fp_control() arg 0x%x\n",
-             process->getSyscallArg(tc, index));
-        break;
-
-      default:
-        warn("setsysinfo: unknown op %d\n", op);
-        break;
-    }
-
-    return 0;
-}
-
-/// Target table() handler.
-static SyscallReturn
-tableFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-          ThreadContext *tc)
-{
-    using namespace std;
-
-    int argIndex = 0;
-    int id = process->getSyscallArg(tc, argIndex);    // table ID
-    int index = process->getSyscallArg(tc, argIndex); // index into table
-    Addr bufPtr = process->getSyscallArg(tc, argIndex);
-    // arg 2 is buffer pointer; type depends on table ID
-    int nel = process->getSyscallArg(tc, argIndex);   // number of elements
-    int lel = process->getSyscallArg(tc, argIndex);   // expected element size
-
-    switch (id) {
-      case AlphaTru64::TBL_SYSINFO: {
-          if (index != 0 || nel != 1 || lel != sizeof(Tru64::tbl_sysinfo))
-              return -EINVAL;
-          TypedBufferArg<Tru64::tbl_sysinfo> elp(bufPtr);
-
-          const int clk_hz = one_million;
-          elp->si_user = htog(curTick() / (SimClock::Frequency / clk_hz));
-          elp->si_nice = htog(0);
-          elp->si_sys = htog(0);
-          elp->si_idle = htog(0);
-          elp->wait = htog(0);
-          elp->si_hz = htog(clk_hz);
-          elp->si_phz = htog(clk_hz);
-          elp->si_boottime = htog(seconds_since_epoch); // seconds since epoch?
-          elp->si_max_procs = htog(process->numCpus());
-          elp.copyOut(tc->getMemProxy());
-          return 0;
-      }
-
-      default:
-        cerr << "table(): id " << id << " unknown." << endl;
-        return -EINVAL;
-    }
-}
-
-SyscallDesc AlphaTru64Process::syscallDescs[] = {
-    /* 0 */ SyscallDesc("syscall (#0)", AlphaTru64::indirectSyscallFunc,
-                        SyscallDesc::SuppressReturnValue),
-    /* 1 */ SyscallDesc("exit", exitFunc),
-    /* 2 */ SyscallDesc("fork", unimplementedFunc),
-    /* 3 */ SyscallDesc("read", readFunc),
-    /* 4 */ SyscallDesc("write", writeFunc),
-    /* 5 */ SyscallDesc("old_open", unimplementedFunc),
-    /* 6 */ SyscallDesc("close", closeFunc),
-    /* 7 */ SyscallDesc("wait4", unimplementedFunc),
-    /* 8 */ SyscallDesc("old_creat", unimplementedFunc),
-    /* 9 */ SyscallDesc("link", unimplementedFunc),
-    /* 10 */ SyscallDesc("unlink", unlinkFunc),
-    /* 11 */ SyscallDesc("execv", unimplementedFunc),
-    /* 12 */ SyscallDesc("chdir", unimplementedFunc),
-    /* 13 */ SyscallDesc("fchdir", unimplementedFunc),
-    /* 14 */ SyscallDesc("mknod", unimplementedFunc),
-    /* 15 */ SyscallDesc("chmod", unimplementedFunc),
-    /* 16 */ SyscallDesc("chown", unimplementedFunc),
-    /* 17 */ SyscallDesc("obreak", brkFunc),
-    /* 18 */ SyscallDesc("pre_F64_getfsstat", unimplementedFunc),
-    /* 19 */ SyscallDesc("lseek", lseekFunc),
-    /* 20 */ SyscallDesc("getpid", getpidPseudoFunc),
-    /* 21 */ SyscallDesc("mount", unimplementedFunc),
-    /* 22 */ SyscallDesc("unmount", unimplementedFunc),
-    /* 23 */ SyscallDesc("setuid", setuidFunc),
-    /* 24 */ SyscallDesc("getuid", getuidPseudoFunc),
-    /* 25 */ SyscallDesc("exec_with_loader", unimplementedFunc),
-    /* 26 */ SyscallDesc("ptrace", unimplementedFunc),
-    /* 27 */ SyscallDesc("recvmsg", unimplementedFunc),
-    /* 28 */ SyscallDesc("sendmsg", unimplementedFunc),
-    /* 29 */ SyscallDesc("recvfrom", unimplementedFunc),
-    /* 30 */ SyscallDesc("accept", unimplementedFunc),
-    /* 31 */ SyscallDesc("getpeername", unimplementedFunc),
-    /* 32 */ SyscallDesc("getsockname", unimplementedFunc),
-    /* 33 */ SyscallDesc("access", unimplementedFunc),
-    /* 34 */ SyscallDesc("chflags", unimplementedFunc),
-    /* 35 */ SyscallDesc("fchflags", unimplementedFunc),
-    /* 36 */ SyscallDesc("sync", unimplementedFunc),
-    /* 37 */ SyscallDesc("kill", unimplementedFunc),
-    /* 38 */ SyscallDesc("old_stat", unimplementedFunc),
-    /* 39 */ SyscallDesc("setpgid", unimplementedFunc),
-    /* 40 */ SyscallDesc("old_lstat", unimplementedFunc),
-    /* 41 */ SyscallDesc("dup", unimplementedFunc),
-    /* 42 */ SyscallDesc("pipe", unimplementedFunc),
-    /* 43 */ SyscallDesc("set_program_attributes", unimplementedFunc),
-    /* 44 */ SyscallDesc("profil", unimplementedFunc),
-    /* 45 */ SyscallDesc("open", openFunc<AlphaTru64>),
-    /* 46 */ SyscallDesc("obsolete osigaction", unimplementedFunc),
-    /* 47 */ SyscallDesc("getgid", getgidPseudoFunc),
-    /* 48 */ SyscallDesc("sigprocmask", ignoreFunc),
-    /* 49 */ SyscallDesc("getlogin", unimplementedFunc),
-    /* 50 */ SyscallDesc("setlogin", unimplementedFunc),
-    /* 51 */ SyscallDesc("acct", unimplementedFunc),
-    /* 52 */ SyscallDesc("sigpending", unimplementedFunc),
-    /* 53 */ SyscallDesc("classcntl", unimplementedFunc),
-    /* 54 */ SyscallDesc("ioctl", ioctlFunc<AlphaTru64>),
-    /* 55 */ SyscallDesc("reboot", unimplementedFunc),
-    /* 56 */ SyscallDesc("revoke", unimplementedFunc),
-    /* 57 */ SyscallDesc("symlink", unimplementedFunc),
-    /* 58 */ SyscallDesc("readlink", readlinkFunc),
-    /* 59 */ SyscallDesc("execve", unimplementedFunc),
-    /* 60 */ SyscallDesc("umask", umaskFunc),
-    /* 61 */ SyscallDesc("chroot", unimplementedFunc),
-    /* 62 */ SyscallDesc("old_fstat", unimplementedFunc),
-    /* 63 */ SyscallDesc("getpgrp", unimplementedFunc),
-    /* 64 */ SyscallDesc("getpagesize", getpagesizeFunc),
-    /* 65 */ SyscallDesc("mremap", unimplementedFunc),
-    /* 66 */ SyscallDesc("vfork", unimplementedFunc),
-    /* 67 */ SyscallDesc("pre_F64_stat", statFunc<Tru64_PreF64>),
-    /* 68 */ SyscallDesc("pre_F64_lstat", lstatFunc<Tru64_PreF64>),
-    /* 69 */ SyscallDesc("sbrk", unimplementedFunc),
-    /* 70 */ SyscallDesc("sstk", unimplementedFunc),
-    /* 71 */ SyscallDesc("mmap", mmapFunc<AlphaTru64>),
-    /* 72 */ SyscallDesc("ovadvise", unimplementedFunc),
-    /* 73 */ SyscallDesc("munmap", munmapFunc),
-    /* 74 */ SyscallDesc("mprotect", ignoreFunc),
-    /* 75 */ SyscallDesc("madvise", unimplementedFunc),
-    /* 76 */ SyscallDesc("old_vhangup", unimplementedFunc),
-    /* 77 */ SyscallDesc("kmodcall", unimplementedFunc),
-    /* 78 */ SyscallDesc("mincore", unimplementedFunc),
-    /* 79 */ SyscallDesc("getgroups", unimplementedFunc),
-    /* 80 */ SyscallDesc("setgroups", unimplementedFunc),
-    /* 81 */ SyscallDesc("old_getpgrp", unimplementedFunc),
-    /* 82 */ SyscallDesc("setpgrp", unimplementedFunc),
-    /* 83 */ SyscallDesc("setitimer", unimplementedFunc),
-    /* 84 */ SyscallDesc("old_wait", unimplementedFunc),
-    /* 85 */ SyscallDesc("table", tableFunc),
-    /* 86 */ SyscallDesc("getitimer", unimplementedFunc),
-    /* 87 */ SyscallDesc("gethostname", gethostnameFunc),
-    /* 88 */ SyscallDesc("sethostname", unimplementedFunc),
-    /* 89 */ SyscallDesc("getdtablesize", unimplementedFunc),
-    /* 90 */ SyscallDesc("dup2", unimplementedFunc),
-    /* 91 */ SyscallDesc("pre_F64_fstat", fstatFunc<Tru64_PreF64>),
-    /* 92 */ SyscallDesc("fcntl", fcntlFunc),
-    /* 93 */ SyscallDesc("select", unimplementedFunc),
-    /* 94 */ SyscallDesc("poll", unimplementedFunc),
-    /* 95 */ SyscallDesc("fsync", unimplementedFunc),
-    /* 96 */ SyscallDesc("setpriority", unimplementedFunc),
-    /* 97 */ SyscallDesc("socket", unimplementedFunc),
-    /* 98 */ SyscallDesc("connect", unimplementedFunc),
-    /* 99 */ SyscallDesc("old_accept", unimplementedFunc),
-    /* 100 */ SyscallDesc("getpriority", unimplementedFunc),
-    /* 101 */ SyscallDesc("old_send", unimplementedFunc),
-    /* 102 */ SyscallDesc("old_recv", unimplementedFunc),
-    /* 103 */ SyscallDesc("sigreturn", AlphaTru64::sigreturnFunc,
-                          SyscallDesc::SuppressReturnValue),
-    /* 104 */ SyscallDesc("bind", unimplementedFunc),
-    /* 105 */ SyscallDesc("setsockopt", unimplementedFunc),
-    /* 106 */ SyscallDesc("listen", unimplementedFunc),
-    /* 107 */ SyscallDesc("plock", unimplementedFunc),
-    /* 108 */ SyscallDesc("old_sigvec", unimplementedFunc),
-    /* 109 */ SyscallDesc("old_sigblock", unimplementedFunc),
-    /* 110 */ SyscallDesc("old_sigsetmask", unimplementedFunc),
-    /* 111 */ SyscallDesc("sigsuspend", unimplementedFunc),
-    /* 112 */ SyscallDesc("sigstack", ignoreFunc),
-    /* 113 */ SyscallDesc("old_recvmsg", unimplementedFunc),
-    /* 114 */ SyscallDesc("old_sendmsg", unimplementedFunc),
-    /* 115 */ SyscallDesc("obsolete vtrace", unimplementedFunc),
-    /* 116 */ SyscallDesc("gettimeofday", gettimeofdayFunc<AlphaTru64>),
-    /* 117 */ SyscallDesc("getrusage", getrusageFunc<AlphaTru64>),
-    /* 118 */ SyscallDesc("getsockopt", unimplementedFunc),
-    /* 119 */ SyscallDesc("numa_syscalls", unimplementedFunc),
-    /* 120 */ SyscallDesc("readv", unimplementedFunc),
-    /* 121 */ SyscallDesc("writev", unimplementedFunc),
-    /* 122 */ SyscallDesc("settimeofday", unimplementedFunc),
-    /* 123 */ SyscallDesc("fchown", unimplementedFunc),
-    /* 124 */ SyscallDesc("fchmod", unimplementedFunc),
-    /* 125 */ SyscallDesc("old_recvfrom", unimplementedFunc),
-    /* 126 */ SyscallDesc("setreuid", unimplementedFunc),
-    /* 127 */ SyscallDesc("setregid", unimplementedFunc),
-    /* 128 */ SyscallDesc("rename", renameFunc),
-    /* 129 */ SyscallDesc("truncate", truncateFunc),
-    /* 130 */ SyscallDesc("ftruncate", ftruncateFunc),
-    /* 131 */ SyscallDesc("flock", unimplementedFunc),
-    /* 132 */ SyscallDesc("setgid", unimplementedFunc),
-    /* 133 */ SyscallDesc("sendto", unimplementedFunc),
-    /* 134 */ SyscallDesc("shutdown", unimplementedFunc),
-    /* 135 */ SyscallDesc("socketpair", unimplementedFunc),
-    /* 136 */ SyscallDesc("mkdir", mkdirFunc),
-    /* 137 */ SyscallDesc("rmdir", unimplementedFunc),
-    /* 138 */ SyscallDesc("utimes", unimplementedFunc),
-    /* 139 */ SyscallDesc("obsolete 4.2 sigreturn", unimplementedFunc),
-    /* 140 */ SyscallDesc("adjtime", unimplementedFunc),
-    /* 141 */ SyscallDesc("old_getpeername", unimplementedFunc),
-    /* 142 */ SyscallDesc("gethostid", unimplementedFunc),
-    /* 143 */ SyscallDesc("sethostid", unimplementedFunc),
-    /* 144 */ SyscallDesc("getrlimit", getrlimitFunc<AlphaTru64>),
-    /* 145 */ SyscallDesc("setrlimit", ignoreFunc),
-    /* 146 */ SyscallDesc("old_killpg", unimplementedFunc),
-    /* 147 */ SyscallDesc("setsid", unimplementedFunc),
-    /* 148 */ SyscallDesc("quotactl", unimplementedFunc),
-    /* 149 */ SyscallDesc("oldquota", unimplementedFunc),
-    /* 150 */ SyscallDesc("old_getsockname", unimplementedFunc),
-    /* 151 */ SyscallDesc("pread", unimplementedFunc),
-    /* 152 */ SyscallDesc("pwrite", unimplementedFunc),
-    /* 153 */ SyscallDesc("pid_block", unimplementedFunc),
-    /* 154 */ SyscallDesc("pid_unblock", unimplementedFunc),
-    /* 155 */ SyscallDesc("signal_urti", unimplementedFunc),
-    /* 156 */ SyscallDesc("sigaction", ignoreFunc),
-    /* 157 */ SyscallDesc("sigwaitprim", unimplementedFunc),
-    /* 158 */ SyscallDesc("nfssvc", unimplementedFunc),
-    /* 159 */ SyscallDesc("getdirentries", AlphaTru64::getdirentriesFunc),
-    /* 160 */ SyscallDesc("pre_F64_statfs", statfsFunc<Tru64_PreF64>),
-    /* 161 */ SyscallDesc("pre_F64_fstatfs", fstatfsFunc<Tru64_PreF64>),
-    /* 162 */ SyscallDesc("unknown #162", unimplementedFunc),
-    /* 163 */ SyscallDesc("async_daemon", unimplementedFunc),
-    /* 164 */ SyscallDesc("getfh", unimplementedFunc),
-    /* 165 */ SyscallDesc("getdomainname", unimplementedFunc),
-    /* 166 */ SyscallDesc("setdomainname", unimplementedFunc),
-    /* 167 */ SyscallDesc("unknown #167", unimplementedFunc),
-    /* 168 */ SyscallDesc("unknown #168", unimplementedFunc),
-    /* 169 */ SyscallDesc("exportfs", unimplementedFunc),
-    /* 170 */ SyscallDesc("unknown #170", unimplementedFunc),
-    /* 171 */ SyscallDesc("unknown #171", unimplementedFunc),
-    /* 172 */ SyscallDesc("unknown #172", unimplementedFunc),
-    /* 173 */ SyscallDesc("unknown #173", unimplementedFunc),
-    /* 174 */ SyscallDesc("unknown #174", unimplementedFunc),
-    /* 175 */ SyscallDesc("unknown #175", unimplementedFunc),
-    /* 176 */ SyscallDesc("unknown #176", unimplementedFunc),
-    /* 177 */ SyscallDesc("unknown #177", unimplementedFunc),
-    /* 178 */ SyscallDesc("unknown #178", unimplementedFunc),
-    /* 179 */ SyscallDesc("unknown #179", unimplementedFunc),
-    /* 180 */ SyscallDesc("unknown #180", unimplementedFunc),
-    /* 181 */ SyscallDesc("alt_plock", unimplementedFunc),
-    /* 182 */ SyscallDesc("unknown #182", unimplementedFunc),
-    /* 183 */ SyscallDesc("unknown #183", unimplementedFunc),
-    /* 184 */ SyscallDesc("getmnt", unimplementedFunc),
-    /* 185 */ SyscallDesc("unknown #185", unimplementedFunc),
-    /* 186 */ SyscallDesc("unknown #186", unimplementedFunc),
-    /* 187 */ SyscallDesc("alt_sigpending", unimplementedFunc),
-    /* 188 */ SyscallDesc("alt_setsid", unimplementedFunc),
-    /* 189 */ SyscallDesc("unknown #189", unimplementedFunc),
-    /* 190 */ SyscallDesc("unknown #190", unimplementedFunc),
-    /* 191 */ SyscallDesc("unknown #191", unimplementedFunc),
-    /* 192 */ SyscallDesc("unknown #192", unimplementedFunc),
-    /* 193 */ SyscallDesc("unknown #193", unimplementedFunc),
-    /* 194 */ SyscallDesc("unknown #194", unimplementedFunc),
-    /* 195 */ SyscallDesc("unknown #195", unimplementedFunc),
-    /* 196 */ SyscallDesc("unknown #196", unimplementedFunc),
-    /* 197 */ SyscallDesc("unknown #197", unimplementedFunc),
-    /* 198 */ SyscallDesc("unknown #198", unimplementedFunc),
-    /* 199 */ SyscallDesc("swapon", unimplementedFunc),
-    /* 200 */ SyscallDesc("msgctl", unimplementedFunc),
-    /* 201 */ SyscallDesc("msgget", unimplementedFunc),
-    /* 202 */ SyscallDesc("msgrcv", unimplementedFunc),
-    /* 203 */ SyscallDesc("msgsnd", unimplementedFunc),
-    /* 204 */ SyscallDesc("semctl", unimplementedFunc),
-    /* 205 */ SyscallDesc("semget", unimplementedFunc),
-    /* 206 */ SyscallDesc("semop", unimplementedFunc),
-    /* 207 */ SyscallDesc("uname", unameFunc),
-    /* 208 */ SyscallDesc("lchown", unimplementedFunc),
-    /* 209 */ SyscallDesc("shmat", unimplementedFunc),
-    /* 210 */ SyscallDesc("shmctl", unimplementedFunc),
-    /* 211 */ SyscallDesc("shmdt", unimplementedFunc),
-    /* 212 */ SyscallDesc("shmget", unimplementedFunc),
-    /* 213 */ SyscallDesc("mvalid", unimplementedFunc),
-    /* 214 */ SyscallDesc("getaddressconf", unimplementedFunc),
-    /* 215 */ SyscallDesc("msleep", unimplementedFunc),
-    /* 216 */ SyscallDesc("mwakeup", unimplementedFunc),
-    /* 217 */ SyscallDesc("msync", unimplementedFunc),
-    /* 218 */ SyscallDesc("signal", unimplementedFunc),
-    /* 219 */ SyscallDesc("utc_gettime", unimplementedFunc),
-    /* 220 */ SyscallDesc("utc_adjtime", unimplementedFunc),
-    /* 221 */ SyscallDesc("unknown #221", unimplementedFunc),
-    /* 222 */ SyscallDesc("security", unimplementedFunc),
-    /* 223 */ SyscallDesc("kloadcall", unimplementedFunc),
-    /* 224 */ SyscallDesc("stat", statFunc<Tru64_F64>),
-    /* 225 */ SyscallDesc("lstat", lstatFunc<Tru64_F64>),
-    /* 226 */ SyscallDesc("fstat", fstatFunc<Tru64_F64>),
-    /* 227 */ SyscallDesc("statfs", statfsFunc<Tru64_F64>),
-    /* 228 */ SyscallDesc("fstatfs", fstatfsFunc<Tru64_F64>),
-    /* 229 */ SyscallDesc("getfsstat", unimplementedFunc),
-    /* 230 */ SyscallDesc("gettimeofday64", unimplementedFunc),
-    /* 231 */ SyscallDesc("settimeofday64", unimplementedFunc),
-    /* 232 */ SyscallDesc("unknown #232", unimplementedFunc),
-    /* 233 */ SyscallDesc("getpgid", unimplementedFunc),
-    /* 234 */ SyscallDesc("getsid", unimplementedFunc),
-    /* 235 */ SyscallDesc("sigaltstack", ignoreFunc),
-    /* 236 */ SyscallDesc("waitid", unimplementedFunc),
-    /* 237 */ SyscallDesc("priocntlset", unimplementedFunc),
-    /* 238 */ SyscallDesc("sigsendset", unimplementedFunc),
-    /* 239 */ SyscallDesc("set_speculative", unimplementedFunc),
-    /* 240 */ SyscallDesc("msfs_syscall", unimplementedFunc),
-    /* 241 */ SyscallDesc("sysinfo", unimplementedFunc),
-    /* 242 */ SyscallDesc("uadmin", unimplementedFunc),
-    /* 243 */ SyscallDesc("fuser", unimplementedFunc),
-    /* 244 */ SyscallDesc("proplist_syscall", unimplementedFunc),
-    /* 245 */ SyscallDesc("ntp_adjtime", unimplementedFunc),
-    /* 246 */ SyscallDesc("ntp_gettime", unimplementedFunc),
-    /* 247 */ SyscallDesc("pathconf", unimplementedFunc),
-    /* 248 */ SyscallDesc("fpathconf", unimplementedFunc),
-    /* 249 */ SyscallDesc("sync2", unimplementedFunc),
-    /* 250 */ SyscallDesc("uswitch", unimplementedFunc),
-    /* 251 */ SyscallDesc("usleep_thread", unimplementedFunc),
-    /* 252 */ SyscallDesc("audcntl", unimplementedFunc),
-    /* 253 */ SyscallDesc("audgen", unimplementedFunc),
-    /* 254 */ SyscallDesc("sysfs", unimplementedFunc),
-    /* 255 */ SyscallDesc("subsys_info", unimplementedFunc),
-    /* 256 */ SyscallDesc("getsysinfo", getsysinfoFunc),
-    /* 257 */ SyscallDesc("setsysinfo", setsysinfoFunc),
-    /* 258 */ SyscallDesc("afs_syscall", unimplementedFunc),
-    /* 259 */ SyscallDesc("swapctl", unimplementedFunc),
-    /* 260 */ SyscallDesc("memcntl", unimplementedFunc),
-    /* 261 */ SyscallDesc("fdatasync", unimplementedFunc),
-    /* 262 */ SyscallDesc("oflock", unimplementedFunc),
-    /* 263 */ SyscallDesc("F64_readv", unimplementedFunc),
-    /* 264 */ SyscallDesc("F64_writev", unimplementedFunc),
-    /* 265 */ SyscallDesc("cdslxlate", unimplementedFunc),
-    /* 266 */ SyscallDesc("sendfile", unimplementedFunc),
-};
-
-SyscallDesc AlphaTru64Process::machSyscallDescs[] = {
-    /* 0 */  SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 1 */  SyscallDesc("m5_mutex_lock", AlphaTru64::m5_mutex_lockFunc),
-    /* 2 */  SyscallDesc("m5_mutex_trylock", AlphaTru64::m5_mutex_trylockFunc),
-    /* 3 */  SyscallDesc("m5_mutex_unlock", AlphaTru64::m5_mutex_unlockFunc),
-    /* 4 */  SyscallDesc("m5_cond_signal", AlphaTru64::m5_cond_signalFunc),
-    /* 5 */  SyscallDesc("m5_cond_broadcast",
-                         AlphaTru64::m5_cond_broadcastFunc),
-    /* 6 */  SyscallDesc("m5_cond_wait", AlphaTru64::m5_cond_waitFunc),
-    /* 7 */  SyscallDesc("m5_thread_exit", AlphaTru64::m5_thread_exitFunc),
-    /* 8 */  SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 9 */  SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 10 */ SyscallDesc("task_self", unimplementedFunc),
-    /* 11 */ SyscallDesc("thread_reply", unimplementedFunc),
-    /* 12 */ SyscallDesc("task_notify", unimplementedFunc),
-    /* 13 */ SyscallDesc("thread_self", unimplementedFunc),
-    /* 14 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 15 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 16 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 17 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 18 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 19 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 20 */ SyscallDesc("msg_send_trap", unimplementedFunc),
-    /* 21 */ SyscallDesc("msg_receive_trap", unimplementedFunc),
-    /* 22 */ SyscallDesc("msg_rpc_trap", unimplementedFunc),
-    /* 23 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 24 */ SyscallDesc("nxm_block", AlphaTru64::nxm_blockFunc),
-    /* 25 */ SyscallDesc("nxm_unblock", AlphaTru64::nxm_unblockFunc),
-    /* 26 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 27 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 28 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 29 */ SyscallDesc("nxm_thread_destroy", unimplementedFunc),
-    /* 30 */ SyscallDesc("lw_wire", unimplementedFunc),
-    /* 31 */ SyscallDesc("lw_unwire", unimplementedFunc),
-    /* 32 */ SyscallDesc("nxm_thread_create",
-                         AlphaTru64::nxm_thread_createFunc),
-    /* 33 */ SyscallDesc("nxm_task_init", AlphaTru64::nxm_task_initFunc),
-    /* 34 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 35 */ SyscallDesc("nxm_idle", AlphaTru64::nxm_idleFunc),
-    /* 36 */ SyscallDesc("nxm_wakeup_idle", unimplementedFunc),
-    /* 37 */ SyscallDesc("nxm_set_pthid", unimplementedFunc),
-    /* 38 */ SyscallDesc("nxm_thread_kill", unimplementedFunc),
-    /* 39 */ SyscallDesc("nxm_thread_block", AlphaTru64::nxm_thread_blockFunc),
-    /* 40 */ SyscallDesc("nxm_thread_wakeup", unimplementedFunc),
-    /* 41 */ SyscallDesc("init_process", unimplementedFunc),
-    /* 42 */ SyscallDesc("nxm_get_binding", unimplementedFunc),
-    /* 43 */ SyscallDesc("map_fd", unimplementedFunc),
-    /* 44 */ SyscallDesc("nxm_resched", unimplementedFunc),
-    /* 45 */ SyscallDesc("nxm_set_cancel", unimplementedFunc),
-    /* 46 */ SyscallDesc("nxm_set_binding", unimplementedFunc),
-    /* 47 */ SyscallDesc("stack_create", AlphaTru64::stack_createFunc),
-    /* 48 */ SyscallDesc("nxm_get_state", unimplementedFunc),
-    /* 49 */ SyscallDesc("nxm_thread_suspend", unimplementedFunc),
-    /* 50 */ SyscallDesc("nxm_thread_resume", unimplementedFunc),
-    /* 51 */ SyscallDesc("nxm_signal_check", unimplementedFunc),
-    /* 52 */ SyscallDesc("htg_unix_syscall", unimplementedFunc),
-    /* 53 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 54 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 55 */ SyscallDesc("host_self", unimplementedFunc),
-    /* 56 */ SyscallDesc("host_priv_self", unimplementedFunc),
-    /* 57 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 58 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 59 */ SyscallDesc("swtch_pri", AlphaTru64::swtch_priFunc),
-    /* 60 */ SyscallDesc("swtch", unimplementedFunc),
-    /* 61 */ SyscallDesc("thread_switch", unimplementedFunc),
-    /* 62 */ SyscallDesc("semop_fast", unimplementedFunc),
-    /* 63 */ SyscallDesc("nxm_pshared_init", unimplementedFunc),
-    /* 64 */ SyscallDesc("nxm_pshared_block", unimplementedFunc),
-    /* 65 */ SyscallDesc("nxm_pshared_unblock", unimplementedFunc),
-    /* 66 */ SyscallDesc("nxm_pshared_destroy", unimplementedFunc),
-    /* 67 */ SyscallDesc("nxm_swtch_pri", AlphaTru64::swtch_priFunc),
-    /* 68 */ SyscallDesc("lw_syscall", unimplementedFunc),
-    /* 69 */ SyscallDesc("kern_invalid", unimplementedFunc),
-    /* 70 */ SyscallDesc("mach_sctimes_0", unimplementedFunc),
-    /* 71 */ SyscallDesc("mach_sctimes_1", unimplementedFunc),
-    /* 72 */ SyscallDesc("mach_sctimes_2", unimplementedFunc),
-    /* 73 */ SyscallDesc("mach_sctimes_3", unimplementedFunc),
-    /* 74 */ SyscallDesc("mach_sctimes_4", unimplementedFunc),
-    /* 75 */ SyscallDesc("mach_sctimes_5", unimplementedFunc),
-    /* 76 */ SyscallDesc("mach_sctimes_6", unimplementedFunc),
-    /* 77 */ SyscallDesc("mach_sctimes_7", unimplementedFunc),
-    /* 78 */ SyscallDesc("mach_sctimes_8", unimplementedFunc),
-    /* 79 */ SyscallDesc("mach_sctimes_9", unimplementedFunc),
-    /* 80 */ SyscallDesc("mach_sctimes_10", unimplementedFunc),
-    /* 81 */ SyscallDesc("mach_sctimes_11", unimplementedFunc),
-    /* 82 */ SyscallDesc("mach_sctimes_port_alloc_dealloc", unimplementedFunc)
-};
-
-SyscallDesc*
-AlphaTru64Process::getDesc(int callnum)
-{
-    if (callnum < -Num_Mach_Syscall_Descs || callnum > Num_Syscall_Descs)
-        return NULL;
-
-    if (callnum < 0)
-        return &machSyscallDescs[-callnum];
-    else
-        return &syscallDescs[callnum];
-}
-
-AlphaTru64Process::AlphaTru64Process(LiveProcessParams *params,
-    ObjectFile *objFile)
-    : AlphaLiveProcess(params, objFile),
-      Num_Syscall_Descs(sizeof(syscallDescs) / sizeof(SyscallDesc)),
-      Num_Mach_Syscall_Descs(sizeof(machSyscallDescs) / sizeof(SyscallDesc))
-{
-}
diff --git a/src/arch/alpha/tru64/process.hh b/src/arch/alpha/tru64/process.hh
deleted file mode 100644
index 6d7a76555..000000000
--- a/src/arch/alpha/tru64/process.hh
+++ /dev/null
@@ -1,60 +0,0 @@
-/*
- * Copyright (c) 2003-2004 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Steve Reinhardt
- */
-
-#ifndef __ARCH_ALPHA_TRU64_PROCESS_HH__
-#define __ARCH_ALPHA_TRU64_PROCESS_HH__
-
-#include "arch/alpha/process.hh"
-
-namespace AlphaISA {
-
-/// A process with emulated Alpha Tru64 syscalls.
-class AlphaTru64Process : public AlphaLiveProcess
-{
-  public:
-    /// Constructor.
-    AlphaTru64Process(LiveProcessParams * params,
-                      ObjectFile *objFile);
-
-    /// Array of syscall descriptors, indexed by call number.
-    static SyscallDesc syscallDescs[];
-
-    /// Array of mach syscall descriptors, indexed by call number.
-    static SyscallDesc machSyscallDescs[];
-
-    const int Num_Syscall_Descs;
-    const int Num_Mach_Syscall_Descs;
-
-    virtual SyscallDesc *getDesc(int callnum);
-};
-
-} // namespace AlphaISA
-
-#endif // __ARCH_ALPHA_TRU64_PROCESS_HH__
diff --git a/src/arch/alpha/tru64/system.cc b/src/arch/alpha/tru64/system.cc
deleted file mode 100644
index dad65a6ab..000000000
--- a/src/arch/alpha/tru64/system.cc
+++ /dev/null
@@ -1,92 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- *          Lisa Hsu
- */
-
-#include "arch/alpha/tru64/system.hh"
-#include "arch/isa_traits.hh"
-#include "arch/vtophys.hh"
-#include "base/loader/symtab.hh"
-#include "base/trace.hh"
-#include "cpu/base.hh"
-#include "cpu/thread_context.hh"
-#include "kern/tru64/tru64_events.hh"
-#include "kern/system_events.hh"
-#include "mem/fs_translating_port_proxy.hh"
-
-using namespace std;
-
-Tru64AlphaSystem::Tru64AlphaSystem(Tru64AlphaSystem::Params *p)
-    : AlphaSystem(p)
-{
-    Addr addr = 0;
-    if (kernelSymtab->findAddress("enable_async_printf", addr)) {
-        virtProxy.write(addr, (uint32_t)0);
-    }
-
-#ifdef DEBUG
-    kernelPanicEvent = addKernelFuncEventOrPanic<BreakPCEvent>("panic");
-#endif
-
-    badaddrEvent = addKernelFuncEventOrPanic<BadAddrEvent>("badaddr");
-
-    skipPowerStateEvent =
-        addKernelFuncEvent<SkipFuncEvent>("tl_v48_capture_power_state");
-    skipScavengeBootEvent =
-        addKernelFuncEvent<SkipFuncEvent>("pmap_scavenge_boot");
-
-#if TRACING_ON
-    printfEvent = addKernelFuncEvent<PrintfEvent>("printf");
-    debugPrintfEvent = addKernelFuncEvent<DebugPrintfEvent>("m5printf");
-    debugPrintfrEvent = addKernelFuncEvent<DebugPrintfrEvent>("m5printfr");
-    dumpMbufEvent = addKernelFuncEvent<DumpMbufEvent>("m5_dump_mbuf");
-#endif
-}
-
-Tru64AlphaSystem::~Tru64AlphaSystem()
-{
-#ifdef DEBUG
-    delete kernelPanicEvent;
-#endif
-    delete badaddrEvent;
-    delete skipPowerStateEvent;
-    delete skipScavengeBootEvent;
-#if TRACING_ON
-    delete printfEvent;
-    delete debugPrintfEvent;
-    delete debugPrintfrEvent;
-    delete dumpMbufEvent;
-#endif
-}
-
-Tru64AlphaSystem *
-Tru64AlphaSystemParams::create()
-{
-    return new Tru64AlphaSystem(this);
-}
diff --git a/src/arch/alpha/tru64/system.hh b/src/arch/alpha/tru64/system.hh
deleted file mode 100644
index 815a34213..000000000
--- a/src/arch/alpha/tru64/system.hh
+++ /dev/null
@@ -1,76 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- *          Lisa Hsu
- */
-
-#ifndef __ARCH_ALPHA_TRU64_SYSTEM_HH__
-#define __ARCH_ALPHA_TRU64_SYSTEM_HH__
-
-#include "arch/alpha/system.hh"
-#include "arch/isa_traits.hh"
-#include "params/Tru64AlphaSystem.hh"
-#include "sim/system.hh"
-
-class ThreadContext;
-
-class BreakPCEvent;
-class BadAddrEvent;
-class SkipFuncEvent;
-class PrintfEvent;
-class DebugPrintfEvent;
-class DebugPrintfrEvent;
-class DumpMbufEvent;
-class AlphaArguments;
-
-class Tru64AlphaSystem : public AlphaSystem
-{
-  private:
-#ifdef DEBUG
-    /** Event to halt the simulator if the kernel calls panic()  */
-    BreakPCEvent *kernelPanicEvent;
-#endif
-
-    BadAddrEvent *badaddrEvent;
-    SkipFuncEvent *skipPowerStateEvent;
-    SkipFuncEvent *skipScavengeBootEvent;
-    PrintfEvent *printfEvent;
-    DebugPrintfEvent  *debugPrintfEvent;
-    DebugPrintfrEvent *debugPrintfrEvent;
-    DumpMbufEvent *dumpMbufEvent;
-
-  public:
-    typedef Tru64AlphaSystemParams Params;
-    Tru64AlphaSystem(Params *p);
-    ~Tru64AlphaSystem();
-
-    static void Printf(AlphaArguments args);
-    static void DumpMbuf(AlphaArguments args);
-};
-
-#endif // __ARCH_ALPHA_TRU64_SYSTEM_HH__
diff --git a/src/arch/alpha/tru64/tru64.cc b/src/arch/alpha/tru64/tru64.cc
deleted file mode 100644
index 1fd589f66..000000000
--- a/src/arch/alpha/tru64/tru64.cc
+++ /dev/null
@@ -1,94 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Korey Sewell
- */
-
-#include "arch/alpha/tru64/tru64.hh"
-
-// open(2) flags translation table
-SyscallFlagTransTable AlphaTru64::openFlagTable[] = {
-#ifdef _MSC_VER
-  { AlphaTru64::TGT_O_RDONLY,   _O_RDONLY },
-  { AlphaTru64::TGT_O_WRONLY,   _O_WRONLY },
-  { AlphaTru64::TGT_O_RDWR,     _O_RDWR },
-  { AlphaTru64::TGT_O_APPEND,   _O_APPEND },
-  { AlphaTru64::TGT_O_CREAT,    _O_CREAT },
-  { AlphaTru64::TGT_O_TRUNC,    _O_TRUNC },
-  { AlphaTru64::TGT_O_EXCL,     _O_EXCL },
-#ifdef _O_NONBLOCK
-  { AlphaTru64::TGT_O_NONBLOCK, _O_NONBLOCK },
-#endif
-#ifdef _O_NOCTTY
-  { AlphaTru64::TGT_O_NOCTTY,   _O_NOCTTY },
-#endif
-#ifdef _O_SYNC
-  { AlphaTru64::TGT_O_SYNC,     _O_SYNC },
-#endif
-#else /* !_MSC_VER */
-  { AlphaTru64::TGT_O_RDONLY,   O_RDONLY },
-  { AlphaTru64::TGT_O_WRONLY,   O_WRONLY },
-  { AlphaTru64::TGT_O_RDWR,     O_RDWR },
-  { AlphaTru64::TGT_O_APPEND,   O_APPEND },
-  { AlphaTru64::TGT_O_CREAT,    O_CREAT },
-  { AlphaTru64::TGT_O_TRUNC,    O_TRUNC },
-  { AlphaTru64::TGT_O_EXCL,     O_EXCL },
-  { AlphaTru64::TGT_O_NONBLOCK, O_NONBLOCK },
-  { AlphaTru64::TGT_O_NOCTTY,   O_NOCTTY },
-#ifdef O_SYNC
-  { AlphaTru64::TGT_O_SYNC,     O_SYNC },
-#endif
-#endif /* _MSC_VER */
-};
-
-const int AlphaTru64::NUM_OPEN_FLAGS =
-        (sizeof(AlphaTru64::openFlagTable)/sizeof(AlphaTru64::openFlagTable[0]));
-
-// mmap(2) flags translation table
-SyscallFlagTransTable AlphaTru64::mmapFlagTable[] = {
-  { TGT_MAP_SHARED, MAP_SHARED },
-  { TGT_MAP_PRIVATE, MAP_PRIVATE },
-  { TGT_MAP_32BIT, MAP_32BIT},
-  { TGT_MAP_ANON, MAP_ANON },
-  { TGT_MAP_DENYWRITE, MAP_DENYWRITE },
-  { TGT_MAP_EXECUTABLE, MAP_EXECUTABLE },
-  { TGT_MAP_FILE, MAP_FILE },
-  { TGT_MAP_GROWSDOWN, MAP_GROWSDOWN },
-  { TGT_MAP_HUGETLB, MAP_HUGETLB },
-  { TGT_MAP_LOCKED, MAP_LOCKED },
-  { TGT_MAP_NONBLOCK, MAP_NONBLOCK },
-  { TGT_MAP_NORESERVE, MAP_NORESERVE },
-  { TGT_MAP_POPULATE, MAP_POPULATE },
-  { TGT_MAP_STACK, MAP_STACK },
-  { TGT_MAP_ANONYMOUS, MAP_ANONYMOUS },
-  { TGT_MAP_FIXED, MAP_FIXED },
-};
-
-const unsigned AlphaTru64::NUM_MMAP_FLAGS =
-        sizeof(AlphaTru64::mmapFlagTable) /
-        sizeof(AlphaTru64::mmapFlagTable[0]);
-
diff --git a/src/arch/alpha/tru64/tru64.hh b/src/arch/alpha/tru64/tru64.hh
deleted file mode 100644
index e8ac3c7e8..000000000
--- a/src/arch/alpha/tru64/tru64.hh
+++ /dev/null
@@ -1,168 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Korey Sewell
- */
-
-#ifndef __ALPHA_ALPHA_TRU64_TRU64_HH__
-#define __ALPHA_ALPHA_TRU64_TRU64_HH__
-
-#include "kern/tru64/tru64.hh"
-
-class AlphaTru64 : public Tru64
-{
-  public:
-    /// This table maps the target open() flags to the corresponding
-    /// host open() flags.
-    static SyscallFlagTransTable openFlagTable[];
-
-    /// Number of entries in openFlagTable[].
-    static const int NUM_OPEN_FLAGS;
-
-    //@{
-    /// open(2) flag values.
-    static const int TGT_O_RDONLY       = 00000000;     //!< O_RDONLY
-    static const int TGT_O_WRONLY       = 00000001;     //!< O_WRONLY
-    static const int TGT_O_RDWR         = 00000002;     //!< O_RDWR
-    static const int TGT_O_NONBLOCK     = 00000004;     //!< O_NONBLOCK
-    static const int TGT_O_APPEND       = 00000010;     //!< O_APPEND
-    static const int TGT_O_CREAT        = 00001000;     //!< O_CREAT
-    static const int TGT_O_TRUNC        = 00002000;     //!< O_TRUNC
-    static const int TGT_O_EXCL         = 00004000;     //!< O_EXCL
-    static const int TGT_O_NOCTTY       = 00010000;     //!< O_NOCTTY
-    static const int TGT_O_SYNC         = 00040000;     //!< O_SYNC
-    static const int TGT_O_DRD          = 00100000;     //!< O_DRD
-    static const int TGT_O_DIRECTIO     = 00200000;     //!< O_DIRECTIO
-    static const int TGT_O_CACHE        = 00400000;     //!< O_CACHE
-    static const int TGT_O_DSYNC        = 02000000;     //!< O_DSYNC
-    static const int TGT_O_RSYNC        = 04000000;     //!< O_RSYNC
-    //@}
-
-    /// For mmap().
-    static SyscallFlagTransTable mmapFlagTable[];
-
-    static const unsigned TGT_MAP_SHARED        = 0x00001;
-    static const unsigned TGT_MAP_PRIVATE       = 0x00002;
-    static const unsigned TGT_MAP_32BIT         = 0x00040;
-    static const unsigned TGT_MAP_ANON          = 0x00020;
-    static const unsigned TGT_MAP_DENYWRITE     = 0x00800;
-    static const unsigned TGT_MAP_EXECUTABLE    = 0x01000;
-    static const unsigned TGT_MAP_FILE          = 0x00000;
-    static const unsigned TGT_MAP_GROWSDOWN     = 0x00100;
-    static const unsigned TGT_MAP_HUGETLB       = 0x40000;
-    static const unsigned TGT_MAP_LOCKED        = 0x02000;
-    static const unsigned TGT_MAP_NONBLOCK      = 0x10000;
-    static const unsigned TGT_MAP_NORESERVE     = 0x04000;
-    static const unsigned TGT_MAP_POPULATE      = 0x08000;
-    static const unsigned TGT_MAP_STACK         = 0x20000;
-    static const unsigned TGT_MAP_ANONYMOUS     = 0x00020;
-    static const unsigned TGT_MAP_FIXED         = 0x00010;
-
-    static const unsigned NUM_MMAP_FLAGS;
-
-    //@{
-
-    //@{
-    /// For getsysinfo().
-    static const unsigned GSI_PLATFORM_NAME = 103; //!< platform name string
-    static const unsigned GSI_CPU_INFO = 59;     //!< CPU information
-    static const unsigned GSI_PROC_TYPE = 60;    //!< get proc_type
-    static const unsigned GSI_MAX_CPU = 30;      //!< max # CPUs on machine
-    static const unsigned GSI_CPUS_IN_BOX = 55;  //!< number of CPUs in system
-    static const unsigned GSI_PHYSMEM = 19;      //!< Physical memory in KB
-    static const unsigned GSI_CLK_TCK = 42;      //!< clock freq in Hz
-    //@}
-
-    //@{
-    /// For getrusage().
-    static const int TGT_RUSAGE_THREAD = 1;
-    static const int TGT_RUSAGE_SELF = 0;
-    static const int TGT_RUSAGE_CHILDREN = -1;
-    //@}
-
-    //@{
-    /// For setsysinfo().
-    static const unsigned SSI_IEEE_FP_CONTROL = 14; //!< ieee_set_fp_control()
-    //@}
-
-    //@{
-    /// ioctl() command codes.
-    static const unsigned TGT_TIOCGETP   = 0x40067408;
-    static const unsigned TGT_TIOCSETP   = 0x80067409;
-    static const unsigned TGT_TIOCSETN   = 0x8006740a;
-    static const unsigned TGT_TIOCSETC   = 0x80067411;
-    static const unsigned TGT_TIOCGETC   = 0x40067412;
-    static const unsigned TGT_FIONREAD   = 0x4004667f;
-    static const unsigned TGT_TIOCISATTY = 0x2000745e;
-    static const unsigned TGT_TCGETS     = 0x402c7413;
-    static const unsigned TGT_TCGETA     = 0x40127417;
-    static const unsigned TGT_TCSETAW    = 0x80147419; // 2.6.15 kernel
-    //@}
-
-    static bool
-    isTtyReq(unsigned req)
-    {
-        switch (req) {
-          case TGT_TIOCGETP:
-          case TGT_TIOCSETP:
-          case TGT_TIOCSETN:
-          case TGT_TIOCSETC:
-          case TGT_TIOCGETC:
-          case TGT_FIONREAD:
-          case TGT_TIOCISATTY:
-          case TGT_TCGETS:
-          case TGT_TCGETA:
-          case TGT_TCSETAW:
-            return true;
-          default:
-            return false;
-        }
-    }
-
-    //@{
-    /// For table().
-    static const int TBL_SYSINFO = 12;
-    //@}
-
-    /// Resource enumeration for getrlimit().
-    enum rlimit_resources {
-        TGT_RLIMIT_CPU = 0,
-        TGT_RLIMIT_FSIZE = 1,
-        TGT_RLIMIT_DATA = 2,
-        TGT_RLIMIT_STACK = 3,
-        TGT_RLIMIT_CORE = 4,
-        TGT_RLIMIT_RSS = 5,
-        TGT_RLIMIT_NOFILE = 6,
-        TGT_RLIMIT_AS = 7,
-        TGT_RLIMIT_VMEM = 7,
-        TGT_RLIMIT_NPROC = 8,
-        TGT_RLIMIT_MEMLOCK = 9,
-        TGT_RLIMIT_LOCKS = 10
-    };
-};
-
-#endif // __ALPHA_ALPHA_TRU64_TRU64_HH__
diff --git a/src/kern/SConscript b/src/kern/SConscript
index 305cf6381..d079cbe51 100644
--- a/src/kern/SConscript
+++ b/src/kern/SConscript
@@ -44,11 +44,3 @@ Source('system_events.cc')
 
 DebugFlag('DebugPrintf')
 DebugFlag('Printf')
-
-if env['TARGET_ISA'] == 'alpha':
-    Source('tru64/dump_mbuf.cc')
-    Source('tru64/printf.cc')
-    Source('tru64/tru64_events.cc')
-    Source('tru64/tru64_syscalls.cc')
-
-    DebugFlag('BADADDR')
diff --git a/src/kern/kernel_stats.cc b/src/kern/kernel_stats.cc
index f0f010748..f7f57af29 100644
--- a/src/kern/kernel_stats.cc
+++ b/src/kern/kernel_stats.cc
@@ -34,9 +34,6 @@
 #include "base/trace.hh"
 #include "cpu/thread_context.hh"
 #include "kern/kernel_stats.hh"
-#if THE_ISA == ALPHA_ISA
-#include "kern/tru64/tru64_syscalls.hh"
-#endif
 #include "sim/system.hh"
 
 using namespace std;
@@ -92,24 +89,6 @@ Statistics::regStats(const string &_name)
         ;
 
     _iplUsed = _iplGood / _iplCount;
-#if THE_ISA == ALPHA_ISA
-    _syscall
-        .init(SystemCalls<Tru64>::Number)
-        .name(name() + ".syscall")
-        .desc("number of syscalls executed")
-        .flags(total | pdf | nozero | nonan)
-        ;
-#endif
-
-    //@todo This needs to get the names of syscalls from an appropriate place.
-#if 0
-    for (int i = 0; i < SystemCalls<Tru64>::Number; ++i) {
-        const char *str = SystemCalls<Tru64>::name(i);
-        if (str) {
-            _syscall.subname(i, str);
-        }
-    }
-#endif
 }
 
 void
diff --git a/src/kern/kernel_stats.hh b/src/kern/kernel_stats.hh
index c2c7abf2d..efaf70611 100644
--- a/src/kern/kernel_stats.hh
+++ b/src/kern/kernel_stats.hh
@@ -58,11 +58,6 @@ class Statistics : public Serializable
     Stats::Vector _iplTicks;
     Stats::Formula _iplUsed;
 
-#if THE_ISA == ALPHA_ISA
-    Stats::Vector _syscall;
-#endif
-//    Stats::Vector _faults;
-
   private:
     int iplLast;
     Tick iplLastTick;
diff --git a/src/kern/tru64/dump_mbuf.cc b/src/kern/tru64/dump_mbuf.cc
deleted file mode 100644
index 1eef26c07..000000000
--- a/src/kern/tru64/dump_mbuf.cc
+++ /dev/null
@@ -1,82 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#include <sys/types.h>
-
-#include <algorithm>
-
-#include "arch/isa_traits.hh"
-#include "arch/vtophys.hh"
-#include "base/loader/symtab.hh"
-#include "base/cprintf.hh"
-#include "base/trace.hh"
-#include "base/types.hh"
-#include "config/the_isa.hh"
-#include "cpu/thread_context.hh"
-#include "kern/tru64/dump_mbuf.hh"
-#include "kern/tru64/mbuf.hh"
-#include "sim/arguments.hh"
-#include "sim/system.hh"
-
-using namespace TheISA;
-
-namespace tru64 {
-
-void
-DumpMbuf(Arguments args)
-{
-    ThreadContext *tc = args.getThreadContext();
-    StringWrap name(tc->getSystemPtr()->name());
-    Addr addr = (Addr)args;
-    struct mbuf m;
-
-    CopyOut(tc, &m, addr, sizeof(m));
-
-    int count = m.m_pkthdr.len;
-
-    DPRINTFN("m=%#lx, m->m_pkthdr.len=%#d\n", addr, m.m_pkthdr.len);
-
-    while (count > 0) {
-        DPRINTFN("m=%#lx, m->m_data=%#lx, m->m_len=%d\n",
-                 addr, m.m_data, m.m_len);
-        char *buffer = new char[m.m_len];
-        CopyOut(tc, buffer, m.m_data, m.m_len);
-        DDUMPN((uint8_t *)buffer, m.m_len);
-        delete [] buffer;
-
-        count -= m.m_len;
-        if (!m.m_next)
-            break;
-
-        CopyOut(tc, &m, m.m_next, sizeof(m));
-    }
-}
-
-} // namespace Tru64
diff --git a/src/kern/tru64/dump_mbuf.hh b/src/kern/tru64/dump_mbuf.hh
deleted file mode 100644
index 2f71fc61d..000000000
--- a/src/kern/tru64/dump_mbuf.hh
+++ /dev/null
@@ -1,40 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#ifndef __DUMP_MBUF_HH__
-#define __DUMP_MBUF_HH__
-
-#include "sim/arguments.hh"
-
-namespace tru64 {
-    void DumpMbuf(Arguments args);
-}
-
-#endif // __DUMP_MBUF_HH__
diff --git a/src/kern/tru64/mbuf.hh b/src/kern/tru64/mbuf.hh
deleted file mode 100644
index d02cba051..000000000
--- a/src/kern/tru64/mbuf.hh
+++ /dev/null
@@ -1,100 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#ifndef __MBUF_HH__
-#define __MBUF_HH__
-
-#include "arch/isa_traits.hh"
-#include "base/types.hh"
-
-namespace tru64 {
-
-struct m_hdr {
-    Addr        mh_next;        // 0x00
-    Addr        mh_nextpkt;     // 0x08
-    Addr        mh_data;        // 0x10
-    int32_t     mh_len;         // 0x18
-    int32_t     mh_type;        // 0x1C
-    int32_t     mh_flags;       // 0x20
-    int32_t     mh_pad0;        // 0x24
-    Addr        mh_foo[4];      // 0x28, 0x30, 0x38, 0x40
-};
-
-struct  pkthdr {
-    int32_t     len;
-    int32_t     protocolSum;
-    Addr        rcvif;
-};
-
-struct m_ext {
-    Addr        ext_buf;        // 0x00
-    Addr        ext_free;       // 0x08
-    uint32_t    ext_size;       // 0x10
-    uint32_t    ext_pad0;       // 0x14
-    Addr        ext_arg;        // 0x18
-    struct      ext_refq {
-        Addr    forw, back;     // 0x20, 0x28
-    } ext_ref;
-    Addr        uiomove_f;      // 0x30
-    int32_t     protocolSum;    // 0x38
-    int32_t     bytesSummed;    // 0x3C
-    Addr        checksum;       // 0x40
-};
-
-struct mbuf {
-    struct      m_hdr m_hdr;
-    union {
-        struct {
-            struct      pkthdr MH_pkthdr;
-            union {
-                struct  m_ext MH_ext;
-                char    MH_databuf[1];
-            } MH_dat;
-        } MH;
-        char    M_databuf[1];
-    } M_dat;
-};
-
-#define m_attr          m_hdr.mh_attr
-#define m_next          m_hdr.mh_next
-#define m_len           m_hdr.mh_len
-#define m_data          m_hdr.mh_data
-#define m_type          m_hdr.mh_type
-#define m_flags         m_hdr.mh_flags
-#define m_nextpkt       m_hdr.mh_nextpkt
-#define m_act           m_nextpkt
-#define m_pkthdr        M_dat.MH.MH_pkthdr
-#define m_ext           M_dat.MH.MH_dat.MH_ext
-#define m_pktdat        M_dat.MH.MH_dat.MH_databuf
-#define m_dat           M_dat.M_databuf
-
-}
-
-#endif // __MBUF_HH__
diff --git a/src/kern/tru64/printf.cc b/src/kern/tru64/printf.cc
deleted file mode 100644
index 914a6ae86..000000000
--- a/src/kern/tru64/printf.cc
+++ /dev/null
@@ -1,272 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#include <sys/types.h>
-
-#include <algorithm>
-
-#include "arch/vtophys.hh"
-#include "base/cprintf.hh"
-#include "base/trace.hh"
-#include "base/types.hh"
-#include "kern/tru64/printf.hh"
-#include "sim/arguments.hh"
-
-using namespace std;
-
-namespace tru64 {
-
-void
-Printf(Arguments args)
-{
-    std::ostream &out = Trace::output();
-
-    char *p = (char *)args++;
-
-    ios::fmtflags saved_flags = out.flags();
-    char old_fill = out.fill();
-    int old_precision = out.precision();
-
-    while (*p) {
-        switch (*p) {
-          case '%': {
-              bool more = true;
-              bool islong = false;
-              bool leftjustify = false;
-              bool format = false;
-              bool zero = false;
-              int width = 0;
-              while (more && *++p) {
-                  switch (*p) {
-                    case 'l':
-                    case 'L':
-                      islong = true;
-                      break;
-                    case '-':
-                      leftjustify = true;
-                      break;
-                    case '#':
-                      format = true;
-                      break;
-                    case '0':
-                      if (width)
-                          width *= 10;
-                      else
-                          zero = true;
-                      break;
-                    default:
-                      if (*p >= '1' && *p <= '9')
-                          width = 10 * width + *p - '0';
-                      else
-                          more = false;
-                      break;
-                  }
-              }
-
-              bool hexnum = false;
-              bool octal = false;
-              bool sign = false;
-              switch (*p) {
-                case 'X':
-                case 'x':
-                  hexnum = true;
-                  break;
-                case 'O':
-                case 'o':
-                  octal = true;
-                  break;
-                case 'D':
-                case 'd':
-                  sign = true;
-                  break;
-                case 'P':
-                  format = true;
-                case 'p':
-                  hexnum = true;
-                  break;
-              }
-
-              switch (*p) {
-                case 'D':
-                case 'd':
-                case 'U':
-                case 'u':
-                case 'X':
-                case 'x':
-                case 'O':
-                case 'o':
-                case 'P':
-                case 'p': {
-                  if (hexnum)
-                      out << hex;
-
-                  if (octal)
-                      out << oct;
-
-                  if (format) {
-                      if (!zero)
-                          out.setf(ios::showbase);
-                      else {
-                          if (hexnum) {
-                              out << "0x";
-                              width -= 2;
-                          } else if (octal) {
-                              out << "0";
-                              width -= 1;
-                          }
-                      }
-                  }
-
-                  if (zero)
-                      out.fill('0');
-
-                  if (width > 0)
-                      out.width(width);
-
-                  if (leftjustify && !zero)
-                      out.setf(ios::left);
-
-                  if (sign) {
-                      if (islong)
-                          out << (int64_t)args;
-                      else
-                          out << (int32_t)args;
-                  } else {
-                      if (islong)
-                          out << (uint64_t)args;
-                      else
-                          out << (uint32_t)args;
-                  }
-
-                  if (zero)
-                      out.fill(' ');
-
-                  if (width > 0)
-                      out.width(0);
-
-                  out << dec;
-
-                  ++args;
-                }
-                  break;
-
-                case 's': {
-                    const char *s = (char *)args;
-                    if (!s)
-                        s = "<NULL>";
-
-                    if (width > 0)
-                        out.width(width);
-                    if (leftjustify)
-                        out.setf(ios::left);
-
-                    out << s;
-                    ++args;
-                }
-                  break;
-                case 'C':
-                case 'c': {
-                    uint64_t mask = (*p == 'C') ? 0xffL : 0x7fL;
-                    uint64_t num;
-                    int width;
-
-                    if (islong) {
-                        num = (uint64_t)args;
-                        width = sizeof(uint64_t);
-                    } else {
-                        num = (uint32_t)args;
-                        width = sizeof(uint32_t);
-                    }
-
-                    while (width-- > 0) {
-                        char c = (char)(num & mask);
-                        if (c)
-                            out << c;
-                        num >>= 8;
-                    }
-
-                    ++args;
-                }
-                  break;
-                case 'b': {
-                  uint64_t n = (uint64_t)args++;
-                  char *s = (char *)args++;
-                  out << s << ": " << n;
-                }
-                  break;
-                case 'n':
-                case 'N': {
-                    args += 2;
-#if 0
-                    uint64_t n = (uint64_t)args++;
-                    struct reg_values *rv = (struct reg_values *)args++;
-#endif
-                }
-                  break;
-                case 'r':
-                case 'R': {
-                    args += 2;
-#if 0
-                    uint64_t n = (uint64_t)args++;
-                    struct reg_desc *rd = (struct reg_desc *)args++;
-#endif
-                }
-                  break;
-                case '%':
-                  out << '%';
-                  break;
-              }
-              ++p;
-          }
-            break;
-          case '\n':
-            out << endl;
-            ++p;
-            break;
-          case '\r':
-            ++p;
-            if (*p != '\n')
-                out << endl;
-            break;
-
-          default: {
-              size_t len = strcspn(p, "%\n\r\0");
-              out.write(p, len);
-              p += len;
-          }
-        }
-    }
-
-    out.flags(saved_flags);
-    out.fill(old_fill);
-    out.precision(old_precision);
-}
-
-} // namespace Tru64
diff --git a/src/kern/tru64/printf.hh b/src/kern/tru64/printf.hh
deleted file mode 100644
index 5036694c0..000000000
--- a/src/kern/tru64/printf.hh
+++ /dev/null
@@ -1,40 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#ifndef __PRINTF_HH__
-#define __PRINTF_HH__
-
-#include "sim/arguments.hh"
-
-namespace tru64 {
-    void Printf(Arguments args);
-}
-
-#endif // __PRINTF_HH__
diff --git a/src/kern/tru64/tru64.hh b/src/kern/tru64/tru64.hh
deleted file mode 100644
index 0f1e7f881..000000000
--- a/src/kern/tru64/tru64.hh
+++ /dev/null
@@ -1,1222 +0,0 @@
-/*
- * Copyright (c) 2001-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- *          Ali Saidi
- */
-
-#ifndef __TRU64_HH__
-#define __TRU64_HH__
-
-#include "kern/operatingsystem.hh"
-#include "sim/byteswap.hh"
-
-#include <sys/stat.h>
-#include <sys/types.h>
-#if defined(__OpenBSD__) || defined(__APPLE__) || defined(__FreeBSD__)
-#include <sys/mount.h>
-#include <sys/param.h>
-#else
-#include <sys/statfs.h>
-#endif
-
-#include <dirent.h>
-#include <fcntl.h>
-#include <unistd.h>
-
-#include <cerrno>
-#include <cstring>     // for memset()
-
-#include "arch/alpha/registers.hh"
-#include "config/the_isa.hh"
-#include "cpu/base.hh"
-#include "debug/SyscallVerbose.hh"
-#include "sim/core.hh"
-#include "sim/syscall_emul.hh"
-
-typedef struct stat global_stat;
-typedef struct statfs global_statfs;
-typedef struct dirent global_dirent;
-
-class SETranslatingPortProxy;
-
-///
-/// This class encapsulates the types, structures, constants,
-/// functions, and syscall-number mappings specific to the Alpha Tru64
-/// syscall interface.
-///
-class Tru64 : public OperatingSystem
-{
-
-  public:
-
-    //@{
-    /// Basic Tru64 types.
-    typedef uint64_t size_t;
-    typedef uint64_t off_t;
-    typedef uint16_t nlink_t;
-    typedef int32_t  dev_t;
-    typedef uint32_t uid_t;
-    typedef uint32_t gid_t;
-    typedef uint32_t time_t;
-    typedef uint32_t mode_t;
-    typedef uint32_t ino_t;
-    typedef struct { int val[2]; } quad;
-    typedef quad fsid_t;
-    //@}
-
-
-    /// For statfs().
-    struct F64_statfs {
-        int16_t   f_type;
-        int16_t   f_flags;
-        int32_t     f_retired1;
-        int32_t     f_retired2;
-        int32_t     f_retired3;
-        int32_t     f_retired4;
-        int32_t     f_retired5;
-        int32_t     f_retired6;
-        int32_t     f_retired7;
-        fsid_t  f_fsid;
-        int32_t     f_spare[9];
-        char    f_retired8[90];
-        char    f_retired9[90];
-        uint64_t dummy[10]; // was union mount_info mount_info;
-        uint64_t  f_flags2;
-        int64_t    f_spare2[14];
-        int64_t    f_fsize;
-        int64_t    f_bsize;
-        int64_t    f_blocks;
-        int64_t    f_bfree;
-        int64_t    f_bavail;
-        int64_t    f_files;
-        int64_t    f_ffree;
-        char    f_mntonname[1024];
-        char    f_mntfromname[1024];
-    };
-
-    /// For old Tru64 v4.x statfs()
-    struct pre_F64_statfs {
-        int16_t   f_type;
-        int16_t   f_flags;
-        int32_t     f_fsize;
-        int32_t     f_bsize;
-        int32_t     f_blocks;
-        int32_t     f_bfree;
-        int32_t     f_bavail;
-        int32_t     f_files;
-        int32_t     f_ffree;
-        fsid_t  f_fsid;
-        int32_t     f_spare[9];
-        char    f_mntonname[90];
-        char    f_mntfromname[90];
-        uint64_t dummy[10]; // was union mount_info mount_info;
-    };
-
-    /// For getdirentries().
-    struct dirent
-    {
-        ino_t d_ino;            //!< file number of entry
-        uint16_t d_reclen;      //!< length of this record
-        uint16_t d_namlen;      //!< length of string in d_name
-        char d_name[256];       //!< dummy name length
-    };
-
-
-    /// Length of strings in struct utsname (plus 1 for null char).
-    static const int _SYS_NMLN = 32;
-
-    /// Interface struct for uname().
-    struct utsname {
-        char sysname[_SYS_NMLN];        //!< System name.
-        char nodename[_SYS_NMLN];       //!< Node name.
-        char release[_SYS_NMLN];        //!< OS release.
-        char version[_SYS_NMLN];        //!< OS version.
-        char machine[_SYS_NMLN];        //!< Machine type.
-    };
-
-    /// Limit struct for getrlimit/setrlimit.
-    struct rlimit {
-        uint64_t  rlim_cur;     //!< soft limit
-        uint64_t  rlim_max;     //!< hard limit
-    };
-
-
-    /// For getsysinfo() GSI_CPU_INFO option.
-    struct cpu_info {
-        uint32_t     current_cpu;       //!< current_cpu
-        uint32_t     cpus_in_box;       //!< cpus_in_box
-        uint32_t     cpu_type;          //!< cpu_type
-        uint32_t     ncpus;             //!< ncpus
-        uint64_t     cpus_present;      //!< cpus_present
-        uint64_t     cpus_running;      //!< cpus_running
-        uint64_t     cpu_binding;       //!< cpu_binding
-        uint64_t     cpu_ex_binding;    //!< cpu_ex_binding
-        uint32_t     mhz;               //!< mhz
-        uint32_t     unused[3];         //!< future expansion
-    };
-
-    /// For gettimeofday.
-    struct timeval {
-        uint32_t tv_sec;        //!< seconds
-        uint32_t tv_usec;       //!< microseconds
-    };
-
-    /// For getrusage().
-    struct rusage {
-        struct timeval ru_utime;        //!< user time used
-        struct timeval ru_stime;        //!< system time used
-        uint64_t ru_maxrss;             //!< ru_maxrss
-        uint64_t ru_ixrss;              //!< integral shared memory size
-        uint64_t ru_idrss;              //!< integral unshared data "
-        uint64_t ru_isrss;              //!< integral unshared stack "
-        uint64_t ru_minflt;             //!< page reclaims - total vmfaults
-        uint64_t ru_majflt;             //!< page faults
-        uint64_t ru_nswap;              //!< swaps
-        uint64_t ru_inblock;            //!< block input operations
-        uint64_t ru_oublock;            //!< block output operations
-        uint64_t ru_msgsnd;             //!< messages sent
-        uint64_t ru_msgrcv;             //!< messages received
-        uint64_t ru_nsignals;           //!< signals received
-        uint64_t ru_nvcsw;              //!< voluntary context switches
-        uint64_t ru_nivcsw;             //!< involuntary "
-    };
-
-    /// For sigreturn().
-    struct sigcontext {
-        int64_t sc_onstack;             //!< sigstack state to restore
-        int64_t sc_mask;                //!< signal mask to restore
-        int64_t sc_pc;                  //!< pc at time of signal
-        int64_t sc_ps;                  //!< psl to retore
-        int64_t sc_regs[32];            //!< processor regs 0 to 31
-        int64_t sc_ownedfp;             //!< fp has been used
-        int64_t sc_fpregs[32];          //!< fp regs 0 to 31
-        uint64_t sc_fpcr;               //!< floating point control reg
-        uint64_t sc_fp_control;         //!< software fpcr
-        int64_t sc_reserved1;           //!< reserved for kernel
-        uint32_t sc_kreserved1;         //!< reserved for kernel
-        uint32_t sc_kreserved2;         //!< reserved for kernel
-        size_t  sc_ssize;               //!< stack size
-        caddr_t sc_sbase;               //!< stack start
-        uint64_t sc_traparg_a0;         //!< a0 argument to trap on exc
-        uint64_t sc_traparg_a1;         //!< a1 argument to trap on exc
-        uint64_t sc_traparg_a2;         //!< a2 argument to trap on exc
-        uint64_t sc_fp_trap_pc;         //!< imprecise pc
-        uint64_t sc_fp_trigger_sum;     //!< Exception summary at trigg
-        uint64_t sc_fp_trigger_inst;    //!< Instruction at trigger pc
-    };
-
-
-
-    /// For table().
-    struct tbl_sysinfo {
-        uint64_t si_user;       //!< User time
-        uint64_t si_nice;       //!< Nice time
-        uint64_t si_sys;        //!< System time
-        uint64_t si_idle;       //!< Idle time
-        uint64_t si_hz;         //!< hz
-        uint64_t si_phz;        //!< phz
-        uint64_t si_boottime;   //!< Boot time in seconds
-        uint64_t wait;          //!< Wait time
-        uint32_t  si_max_procs; //!< rpb->rpb_numprocs
-        uint32_t  pad;          //!< padding
-    };
-
-
-    /// For stack_create.
-    struct vm_stack {
-        // was void *
-        Addr    address;        //!< address hint
-        size_t  rsize;          //!< red zone size
-        size_t  ysize;          //!< yellow zone size
-        size_t  gsize;          //!< green zone size
-        size_t  swap;           //!< amount of swap to reserve
-        size_t  incr;           //!< growth increment
-        uint64_t        align;          //!< address alignment
-        uint64_t        flags;          //!< MAP_FIXED etc.
-        // was struct memalloc_attr *
-        Addr    attr;           //!< allocation policy
-        uint64_t reserved;      //!< reserved
-    };
-
-    /// Return values for nxm calls.
-    enum {
-        KERN_NOT_RECEIVER = 7,
-        KERN_NOT_IN_SET = 12
-    };
-
-    /// For nxm_task_init.
-    static const int NXM_TASK_INIT_VP = 2;      //!< initial thread is VP
-
-    /// Task attribute structure.
-    struct nxm_task_attr {
-        int64_t nxm_callback;   //!< nxm_callback
-        unsigned int nxm_version;       //!< nxm_version
-        unsigned short nxm_uniq_offset; //!< nxm_uniq_offset
-        unsigned short flags;   //!< flags
-        int nxm_quantum;        //!< nxm_quantum
-        int pad1;               //!< pad1
-        int64_t pad2;           //!< pad2
-    };
-
-    /// Signal set.
-    typedef uint64_t   sigset_t;
-
-    /// Thread state shared between user & kernel.
-    struct ushared_state {
-        sigset_t        sigmask;        //!< thread signal mask
-        sigset_t        sig;            //!< thread pending mask
-        // struct nxm_pth_state *
-        Addr pth_id; //!< out-of-line state
-        int             flags;          //!< shared flags
-#define US_SIGSTACK     0x1             // thread called sigaltstack
-#define US_ONSTACK      0x2             // thread is running on altstack
-#define US_PROFILE      0x4             // thread called profil
-#define US_SYSCALL      0x8             // thread in syscall
-#define US_TRAP         0x10            // thread has trapped
-#define US_YELLOW       0x20            // thread has mellowed yellow
-#define US_YZONE        0x40            // thread has zoned out
-#define US_FP_OWNED     0x80            // thread used floating point
-
-        int             cancel_state;   //!< thread's cancelation state
-#define US_CANCEL         0x1           // cancel pending
-#define US_NOCANCEL       0X2           // synch cancel disabled
-#define US_SYS_NOCANCEL   0x4           // syscall cancel disabled
-#define US_ASYNC_NOCANCEL 0x8           // asynch cancel disabled
-#define US_CANCEL_BITS  (US_NOCANCEL|US_SYS_NOCANCEL|US_ASYNC_NOCANCEL)
-#define US_CANCEL_MASK  (US_CANCEL|US_NOCANCEL|US_SYS_NOCANCEL| \
-                         US_ASYNC_NOCANCEL)
-
-        // These are semi-shared. They are always visible to
-        // the kernel but are never context-switched by the library.
-
-        int             nxm_ssig;       //!< scheduler's synchronous signals
-        int             reserved1;      //!< reserved1
-        int64_t            nxm_active;     //!< scheduler active
-        int64_t            reserved2;   //!< reserved2
-    };
-
-    struct nxm_sched_state {
-        struct          ushared_state nxm_u;    //!< state own by user thread
-        unsigned int    nxm_bits;               //!< scheduler state / slot
-        int             nxm_quantum;            //!< quantum count-down value
-        int             nxm_set_quantum;        //!< quantum reset value
-        int             nxm_sysevent;           //!< syscall state
-        // struct nxm_upcall *
-        Addr        nxm_uc_ret; //!< stack ptr of null thread
-        // void *
-        Addr nxm_tid;               //!< scheduler's thread id
-        int64_t            nxm_va;                 //!< page fault address
-        // struct nxm_pth_state *
-        Addr nxm_pthid; //!< id of null thread
-        uint64_t   nxm_bound_pcs_count;    //!< bound PCS thread count
-        int64_t            pad[2];         //!< pad
-    };
-
-    /// nxm_shared.
-    struct nxm_shared {
-        int64_t nxm_callback;              //!< address of upcall routine
-        unsigned int nxm_version;       //!< version number
-        unsigned short nxm_uniq_offset; //!< correction factor for TEB
-        unsigned short pad1;            //!< pad1
-        int64_t space[2];                  //!< future growth
-        struct nxm_sched_state nxm_ss[1]; //!< array of shared areas
-    };
-
-    /// nxm_slot_state_t.
-    enum nxm_slot_state_t {
-        NXM_SLOT_AVAIL,
-        NXM_SLOT_BOUND,
-        NXM_SLOT_UNBOUND,
-        NXM_SLOT_EMPTY
-    };
-
-    /// nxm_config_info
-    struct nxm_config_info {
-        int nxm_nslots_per_rad;         //!< max number of VP slots per RAD
-        int nxm_nrads;                  //!< max number of RADs
-        // nxm_slot_state_t *
-        Addr nxm_slot_state; //!< per-VP slot state
-        // struct nxm_shared *
-        Addr nxm_rad[1];  //!< per-RAD shared areas
-    };
-
-    /// For nxm_thread_create.
-    enum nxm_thread_type {
-        NXM_TYPE_SCS    = 0,
-        NXM_TYPE_VP             = 1,
-        NXM_TYPE_MANAGER        = 2
-    };
-
-    /// Thread attributes.
-    struct nxm_thread_attr {
-        int version;    //!< version
-        int type;       //!< type
-        int cancel_flags;       //!< cancel_flags
-        int priority;   //!< priority
-        int policy;     //!< policy
-        int signal_type;        //!< signal_type
-        // void *
-        Addr pthid;     //!< pthid
-        sigset_t sigmask;       //!< sigmask
-        /// Initial register values.
-        struct {
-            uint64_t pc;        //!< pc
-            uint64_t sp;        //!< sp
-            uint64_t a0;        //!< a0
-        } registers;
-        uint64_t pad2[2];       //!< pad2
-    };
-
-    /// Helper function to convert a host statfs buffer to a target statfs
-    /// buffer.  Also copies the target buffer out to the simulated
-    /// memory space.  Used by statfs() and fstatfs().
-    template <class T>
-    static void
-    copyOutStatfsBuf(SETranslatingPortProxy &mem, Addr addr,
-                     global_statfs *host)
-    {
-        using namespace TheISA;
-
-        TypedBufferArg<T> tgt(addr);
-
-#if defined(__OpenBSD__) || defined(__APPLE__) || defined(__FreeBSD__)
-        tgt->f_type = 0;
-#else
-        tgt->f_type = htog(host->f_type);
-#endif
-        tgt->f_bsize = htog(host->f_bsize);
-        tgt->f_blocks = htog(host->f_blocks);
-        tgt->f_bfree = htog(host->f_bfree);
-        tgt->f_bavail = htog(host->f_bavail);
-        tgt->f_files = htog(host->f_files);
-        tgt->f_ffree = htog(host->f_ffree);
-
-        // Is this as string normally?
-        memcpy(&tgt->f_fsid, &host->f_fsid, sizeof(host->f_fsid));
-
-        tgt.copyOut(mem);
-    }
-
-
-    /// The target system's hostname.
-    static const char *hostname;
-
-
-    /// Target getdirentries() handler.
-    static SyscallReturn
-    getdirentriesFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                      ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-#if defined(__APPLE__) || defined(__CYGWIN__)
-        panic("getdirent not implemented on cygwin!");
-#else
-        int index = 0;
-        int fd = process->getSimFD(process->getSyscallArg(tc, index));
-        Addr tgt_buf = process->getSyscallArg(tc, index);
-        int tgt_nbytes = process->getSyscallArg(tc, index);
-        Addr tgt_basep = process->getSyscallArg(tc, index);
-
-        char * const host_buf = new char[tgt_nbytes];
-
-        // just pass basep through uninterpreted.
-        TypedBufferArg<int64_t> basep(tgt_basep);
-        basep.copyIn(tc->getMemProxy());
-        long host_basep = (off_t)htog((int64_t)*basep);
-        int host_result = getdirentries(fd, host_buf, tgt_nbytes, &host_basep);
-
-        // check for error
-        if (host_result < 0) {
-            delete [] host_buf;
-            return -errno;
-        }
-
-        // no error: copy results back to target space
-        Addr tgt_buf_ptr = tgt_buf;
-        char *host_buf_ptr = host_buf;
-        char *host_buf_end = host_buf + host_result;
-        while (host_buf_ptr < host_buf_end) {
-            global_dirent *host_dp = (global_dirent *)host_buf_ptr;
-            int namelen = strlen(host_dp->d_name);
-
-            // Actual size includes padded string rounded up for alignment.
-            // Subtract 256 for dummy char array in Tru64::dirent definition.
-            // Add 1 to namelen for terminating null char.
-            int tgt_bufsize = sizeof(Tru64::dirent) - 256 + roundUp(namelen+1, 8);
-            TypedBufferArg<Tru64::dirent> tgt_dp(tgt_buf_ptr, tgt_bufsize);
-            tgt_dp->d_ino = host_dp->d_ino;
-            tgt_dp->d_reclen = tgt_bufsize;
-            tgt_dp->d_namlen = namelen;
-            strcpy(tgt_dp->d_name, host_dp->d_name);
-            tgt_dp.copyOut(tc->getMemProxy());
-
-            tgt_buf_ptr += tgt_bufsize;
-            host_buf_ptr += host_dp->d_reclen;
-        }
-
-        delete [] host_buf;
-
-        *basep = htog((int64_t)host_basep);
-        basep.copyOut(tc->getMemProxy());
-
-        return tgt_buf_ptr - tgt_buf;
-#endif
-    }
-
-    /// Target sigreturn() handler.
-    static SyscallReturn
-    sigreturnFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                  ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-        int index = 0;
-        TypedBufferArg<Tru64::sigcontext> sc(process->getSyscallArg(tc, index));
-
-        sc.copyIn(tc->getMemProxy());
-
-        // Restore state from sigcontext structure.
-        // Note that we'll advance PC <- NPC before the end of the cycle,
-        // so we need to restore the desired PC into NPC.
-        // The current regs->pc will get clobbered.
-        PCState pc = tc->pcState();
-        pc.npc(htog(sc->sc_pc));
-        tc->pcState(pc);
-
-        for (int i = 0; i < 31; ++i) {
-            tc->setIntReg(i, htog(sc->sc_regs[i]));
-            tc->setFloatRegBits(i, htog(sc->sc_fpregs[i]));
-        }
-
-        tc->setMiscRegNoEffect(AlphaISA::MISCREG_FPCR, htog(sc->sc_fpcr));
-
-        return 0;
-    }
-
-
-    //
-    // Mach syscalls -- identified by negated syscall numbers
-    //
-
-    /// Create a stack region for a thread.
-    static SyscallReturn
-    stack_createFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                     ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-        int index = 0;
-        TypedBufferArg<Tru64::vm_stack> argp(process->getSyscallArg(tc, index));
-
-        argp.copyIn(tc->getMemProxy());
-
-        int stack_size =
-            gtoh(argp->rsize) + gtoh(argp->ysize) + gtoh(argp->gsize);
-
-        // if the user chose an address, just let them have it.  Otherwise
-        // pick one for them.
-        Addr stack_base = gtoh(argp->address);
-
-        if (stack_base == 0) {
-            stack_base = process->next_thread_stack_base;
-            process->next_thread_stack_base -= stack_size;
-        }
-
-        Addr rounded_stack_base = roundDown(stack_base, PageBytes);
-        Addr rounded_stack_size = roundUp(stack_size, PageBytes);
-
-        DPRINTF(SyscallVerbose,
-                "stack_create: allocating stack @ %#x size %#x "
-                "(rounded from %#x, %#x)\n",
-                rounded_stack_base, rounded_stack_size,
-                stack_base, stack_size);
-
-        // map memory
-        process->allocateMem(rounded_stack_base, rounded_stack_size);
-
-        argp->address = gtoh(rounded_stack_base);
-        argp.copyOut(tc->getMemProxy());
-
-        return 0;
-    }
-
-    /// NXM library version stamp.
-    static
-    const int NXM_LIB_VERSION = 301003;
-
-    /// This call sets up the interface between the user and kernel
-    /// schedulers by creating a shared-memory region.  The shared memory
-    /// region has several structs, some global, some per-RAD, some per-VP.
-    static SyscallReturn
-    nxm_task_initFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                      ThreadContext *tc)
-    {
-        using namespace std;
-        using namespace TheISA;
-
-        int index = 0;
-        TypedBufferArg<Tru64::nxm_task_attr>
-            attrp(process->getSyscallArg(tc, index));
-        TypedBufferArg<Addr> configptr_ptr(process->getSyscallArg(tc, index));
-
-        attrp.copyIn(tc->getMemProxy());
-
-        if (gtoh(attrp->nxm_version) != NXM_LIB_VERSION) {
-            cerr << "nxm_task_init: thread library version mismatch! "
-                 << "got " << attrp->nxm_version
-                 << ", expected " << NXM_LIB_VERSION << endl;
-            abort();
-        }
-
-        if (gtoh(attrp->flags) != Tru64::NXM_TASK_INIT_VP) {
-            cerr << "nxm_task_init: bad flag value " << attrp->flags
-                 << " (expected " << Tru64::NXM_TASK_INIT_VP << ")" << endl;
-            abort();
-        }
-
-        Addr base_addr = 0x12000; // was 0x3f0000000LL;
-        Addr cur_addr = base_addr; // next addresses to use
-        // first comes the config_info struct
-        Addr config_addr = cur_addr;
-        cur_addr += sizeof(Tru64::nxm_config_info);
-        // next comes the per-cpu state vector
-        Addr slot_state_addr = cur_addr;
-        int slot_state_size =
-            process->numCpus() * sizeof(Tru64::nxm_slot_state_t);
-        cur_addr += slot_state_size;
-        // now the per-RAD state struct (we only support one RAD)
-        cur_addr = 0x14000;     // bump up addr for alignment
-        Addr rad_state_addr = cur_addr;
-        int rad_state_size =
-            (sizeof(Tru64::nxm_shared)
-             + (process->numCpus()-1) * sizeof(Tru64::nxm_sched_state));
-        cur_addr += rad_state_size;
-
-        // now initialize a config_info struct and copy it out to user space
-        TypedBufferArg<Tru64::nxm_config_info> config(config_addr);
-
-        config->nxm_nslots_per_rad = htog(process->numCpus());
-        config->nxm_nrads = htog(1);    // only one RAD in our system!
-        config->nxm_slot_state = htog(slot_state_addr);
-        config->nxm_rad[0] = htog(rad_state_addr);
-
-        // initialize the slot_state array and copy it out
-        TypedBufferArg<Tru64::nxm_slot_state_t> slot_state(slot_state_addr,
-                                                           slot_state_size);
-        for (int i = 0; i < process->numCpus(); ++i) {
-            // CPU 0 is bound to the calling process; all others are available
-            // XXX this code should have an endian conversion, but I don't think
-            // it works anyway
-            slot_state[i] =
-                (i == 0) ? Tru64::NXM_SLOT_BOUND : Tru64::NXM_SLOT_AVAIL;
-        }
-
-        // same for the per-RAD "shared" struct.  Note that we need to
-        // allocate extra bytes for the per-VP array which is embedded at
-        // the end.
-        TypedBufferArg<Tru64::nxm_shared> rad_state(rad_state_addr,
-                                                    rad_state_size);
-
-        rad_state->nxm_callback = attrp->nxm_callback;
-        rad_state->nxm_version = attrp->nxm_version;
-        rad_state->nxm_uniq_offset = attrp->nxm_uniq_offset;
-        for (int i = 0; i < process->numCpus(); ++i) {
-            Tru64::nxm_sched_state *ssp = &rad_state->nxm_ss[i];
-            ssp->nxm_u.sigmask = htog(0);
-            ssp->nxm_u.sig = htog(0);
-            ssp->nxm_u.flags = htog(0);
-            ssp->nxm_u.cancel_state = htog(0);
-            ssp->nxm_u.nxm_ssig = 0;
-            ssp->nxm_bits = htog(0);
-            ssp->nxm_quantum = attrp->nxm_quantum;
-            ssp->nxm_set_quantum = attrp->nxm_quantum;
-            ssp->nxm_sysevent = htog(0);
-
-            if (i == 0) {
-                uint64_t uniq = tc->readMiscRegNoEffect(AlphaISA::MISCREG_UNIQ);
-                ssp->nxm_u.pth_id = htog(uniq + gtoh(attrp->nxm_uniq_offset));
-                ssp->nxm_u.nxm_active = htog(uniq | 1);
-            }
-            else {
-                ssp->nxm_u.pth_id = htog(0);
-                ssp->nxm_u.nxm_active = htog(0);
-            }
-        }
-
-        //
-        // copy pointer to shared config area out to user
-        //
-        *configptr_ptr = htog(config_addr);
-
-        // Register this as a valid address range with the process
-        base_addr = roundDown(base_addr, PageBytes);
-        int size = cur_addr - base_addr;
-        process->allocateMem(base_addr, roundUp(size, PageBytes));
-
-        config.copyOut(tc->getMemProxy());
-        slot_state.copyOut(tc->getMemProxy());
-        rad_state.copyOut(tc->getMemProxy());
-        configptr_ptr.copyOut(tc->getMemProxy());
-
-        return 0;
-    }
-
-    /// Initialize thread context.
-    static void
-    init_thread_context(LiveProcess *process, ThreadContext *tc,
-                      Tru64::nxm_thread_attr *attrp, uint64_t uniq_val)
-    {
-        using namespace TheISA;
-
-        tc->clearArchRegs();
-
-        process->setSyscallArg(tc, 0, gtoh(attrp->registers.a0));
-        tc->setIntReg(27/*t12*/, gtoh(attrp->registers.pc));
-        tc->setIntReg(TheISA::StackPointerReg, gtoh(attrp->registers.sp));
-        tc->setMiscRegNoEffect(AlphaISA::MISCREG_UNIQ, uniq_val);
-
-        tc->pcState(gtoh(attrp->registers.pc));
-
-        tc->activate();
-    }
-
-    /// Create thread.
-    static SyscallReturn
-    nxm_thread_createFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                          ThreadContext *tc)
-    {
-        using namespace std;
-        using namespace TheISA;
-
-        int index = 0;
-        TypedBufferArg<Tru64::nxm_thread_attr>
-            attrp(process->getSyscallArg(tc, index));
-        TypedBufferArg<uint64_t> kidp(process->getSyscallArg(tc, index));
-        int thread_index = process->getSyscallArg(tc, index);
-
-        // get attribute args
-        attrp.copyIn(tc->getMemProxy());
-
-        if (gtoh(attrp->version) != NXM_LIB_VERSION) {
-            cerr << "nxm_thread_create: thread library version mismatch! "
-                 << "got " << attrp->version
-                 << ", expected " << NXM_LIB_VERSION << endl;
-            abort();
-        }
-
-        if (thread_index < 0 || thread_index > process->numCpus()) {
-            cerr << "nxm_thread_create: bad thread index " << thread_index
-                 << endl;
-            abort();
-        }
-
-        // On a real machine, the per-RAD shared structure is in
-        // shared memory, so both the user and kernel can get at it.
-        // We don't have that luxury, so we just copy it in and then
-        // back out again.
-        int rad_state_size =
-            (sizeof(Tru64::nxm_shared) +
-             (process->numCpus()-1) * sizeof(Tru64::nxm_sched_state));
-
-        TypedBufferArg<Tru64::nxm_shared> rad_state(0x14000,
-                                                    rad_state_size);
-        rad_state.copyIn(tc->getMemProxy());
-
-        uint64_t uniq_val = gtoh(attrp->pthid) - gtoh(rad_state->nxm_uniq_offset);
-
-        if (gtoh(attrp->type) == Tru64::NXM_TYPE_MANAGER) {
-            // DEC pthreads seems to always create one of these (in
-            // addition to N application threads), but we don't use it,
-            // so don't bother creating it.
-
-            // This is supposed to be a port number.  Make something up.
-            *kidp = htog(99);
-            kidp.copyOut(tc->getMemProxy());
-
-            return 0;
-        } else if (gtoh(attrp->type) == Tru64::NXM_TYPE_VP) {
-            // A real "virtual processor" kernel thread.  Need to fork
-            // this thread on another CPU.
-            Tru64::nxm_sched_state *ssp = &rad_state->nxm_ss[thread_index];
-
-            if (gtoh(ssp->nxm_u.nxm_active) != 0)
-                return (int) Tru64::KERN_NOT_RECEIVER;
-
-            ssp->nxm_u.pth_id = attrp->pthid;
-            ssp->nxm_u.nxm_active = htog(uniq_val | 1);
-
-            rad_state.copyOut(tc->getMemProxy());
-
-            Addr slot_state_addr = 0x12000 + sizeof(Tru64::nxm_config_info);
-            int slot_state_size =
-                process->numCpus() * sizeof(Tru64::nxm_slot_state_t);
-
-            TypedBufferArg<Tru64::nxm_slot_state_t>
-                slot_state(slot_state_addr,
-                           slot_state_size);
-
-            slot_state.copyIn(tc->getMemProxy());
-
-            if (slot_state[thread_index] != Tru64::NXM_SLOT_AVAIL) {
-                cerr << "nxm_thread_createFunc: requested VP slot "
-                     << thread_index << " not available!" << endl;
-                fatal("");
-            }
-
-            // XXX This should have an endian conversion but I think this code
-            // doesn't work anyway
-            slot_state[thread_index] = Tru64::NXM_SLOT_BOUND;
-
-            slot_state.copyOut(tc->getMemProxy());
-
-            // Find a free simulator thread context.
-            ThreadContext *tc = process->findFreeContext();
-            if (tc) {
-                // inactive context... grab it
-                init_thread_context(process, tc, attrp, uniq_val);
-
-                // This is supposed to be a port number, but we'll try
-                // and get away with just sticking the thread index
-                // here.
-                *kidp = htog(thread_index);
-                kidp.copyOut(tc->getMemProxy());
-
-                return 0;
-            }
-
-            // fell out of loop... no available inactive context
-            cerr << "nxm_thread_create: no idle contexts available." << endl;
-            abort();
-        } else {
-            cerr << "nxm_thread_create: can't handle thread type "
-                 << attrp->type << endl;
-            abort();
-        }
-
-        return 0;
-    }
-
-    /// Thread idle call (like yield()).
-    static SyscallReturn
-    nxm_idleFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                 ThreadContext *tc)
-    {
-        return 0;
-    }
-
-    /// Block thread.
-    static SyscallReturn
-    nxm_thread_blockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                         ThreadContext *tc)
-    {
-        using namespace std;
-
-        int index = 0;
-        uint64_t tid = process->getSyscallArg(tc, index);
-        uint64_t secs = process->getSyscallArg(tc, index);
-        uint64_t flags = process->getSyscallArg(tc, index);
-        uint64_t action = process->getSyscallArg(tc, index);
-        uint64_t usecs = process->getSyscallArg(tc, index);
-
-        cout << tc->getCpuPtr()->name() << ": nxm_thread_block " << tid << " "
-             << secs << " " << flags << " " << action << " " << usecs << endl;
-
-        return 0;
-    }
-
-    /// block.
-    static SyscallReturn
-    nxm_blockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                  ThreadContext *tc)
-    {
-        using namespace std;
-
-        int index = 0;
-        Addr uaddr = process->getSyscallArg(tc, index);
-        uint64_t val = process->getSyscallArg(tc, index);
-        uint64_t secs = process->getSyscallArg(tc, index);
-        uint64_t usecs = process->getSyscallArg(tc, index);
-        uint64_t flags = process->getSyscallArg(tc, index);
-
-        BaseCPU *cpu = tc->getCpuPtr();
-
-        cout << cpu->name() << ": nxm_block "
-             << hex << uaddr << dec << " " << val
-             << " " << secs << " " << usecs
-             << " " << flags << endl;
-
-        return 0;
-    }
-
-    /// Unblock thread.
-    static SyscallReturn
-    nxm_unblockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                    ThreadContext *tc)
-    {
-        using namespace std;
-
-        int index = 0;
-        Addr uaddr = process->getSyscallArg(tc, index);
-
-        cout << tc->getCpuPtr()->name() << ": nxm_unblock "
-             << hex << uaddr << dec << endl;
-
-        return 0;
-    }
-
-    /// Switch thread priority.
-    static SyscallReturn
-    swtch_priFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                  ThreadContext *tc)
-    {
-        // Attempts to switch to another runnable thread (if there is
-        // one).  Returns false if there are no other threads to run
-        // (i.e., the thread can reasonably spin-wait) or true if there
-        // are other threads.
-        //
-        // Since we assume at most one "kernel" thread per CPU, it's
-        // always safe to return false here.
-        return 0; //false;
-    }
-
-
-    /// Activate thread context waiting on a channel.  Just activate one
-    /// by default.
-    static int
-    activate_waiting_context(Addr uaddr, LiveProcess *process,
-                             bool activate_all = false)
-    {
-        using namespace std;
-
-        int num_activated = 0;
-
-        list<Process::WaitRec>::iterator i = process->waitList.begin();
-        list<Process::WaitRec>::iterator end = process->waitList.end();
-
-        while (i != end && (num_activated == 0 || activate_all)) {
-            if (i->waitChan == uaddr) {
-                // found waiting process: make it active
-                ThreadContext *newCtx = i->waitingContext;
-                assert(newCtx->status() == ThreadContext::Suspended);
-                newCtx->activate();
-
-                // get rid of this record
-                i = process->waitList.erase(i);
-
-                ++num_activated;
-            } else {
-                ++i;
-            }
-        }
-
-        return num_activated;
-    }
-
-    /// M5 hacked-up lock acquire.
-    static void
-    m5_lock_mutex(Addr uaddr, LiveProcess *process, ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-        TypedBufferArg<uint64_t> lockp(uaddr);
-
-        lockp.copyIn(tc->getMemProxy());
-
-        if (gtoh(*lockp) == 0) {
-            // lock is free: grab it
-            *lockp = htog(1);
-            lockp.copyOut(tc->getMemProxy());
-        } else {
-            // lock is busy: disable until free
-            process->waitList.push_back(Process::WaitRec(uaddr, tc));
-            tc->suspend();
-        }
-    }
-
-    /// M5 unlock call.
-    static void
-    m5_unlock_mutex(Addr uaddr, LiveProcess *process, ThreadContext *tc)
-    {
-        TypedBufferArg<uint64_t> lockp(uaddr);
-
-        lockp.copyIn(tc->getMemProxy());
-        assert(*lockp != 0);
-
-        // Check for a process waiting on the lock.
-        int num_waiting = activate_waiting_context(uaddr, process);
-
-        // clear lock field if no waiting context is taking over the lock
-        if (num_waiting == 0) {
-            *lockp = 0;
-            lockp.copyOut(tc->getMemProxy());
-        }
-    }
-
-    /// Lock acquire syscall handler.
-    static SyscallReturn
-    m5_mutex_lockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                      ThreadContext *tc)
-    {
-        int index = 0;
-        Addr uaddr = process->getSyscallArg(tc, index);
-
-        m5_lock_mutex(uaddr, process, tc);
-
-        // Return 0 since we will always return to the user with the lock
-        // acquired.  We will just keep the context inactive until that is
-        // true.
-        return 0;
-    }
-
-    /// Try lock (non-blocking).
-    static SyscallReturn
-    m5_mutex_trylockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                         ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-        int index = 0;
-        Addr uaddr = process->getSyscallArg(tc, index);
-        TypedBufferArg<uint64_t> lockp(uaddr);
-
-        lockp.copyIn(tc->getMemProxy());
-
-        if (gtoh(*lockp) == 0) {
-            // lock is free: grab it
-            *lockp = htog(1);
-            lockp.copyOut(tc->getMemProxy());
-            return 0;
-        } else {
-            return 1;
-        }
-    }
-
-    /// Unlock syscall handler.
-    static SyscallReturn
-    m5_mutex_unlockFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                        ThreadContext *tc)
-    {
-        int index = 0;
-        Addr uaddr = process->getSyscallArg(tc, index);
-
-        m5_unlock_mutex(uaddr, process, tc);
-
-        return 0;
-    }
-
-    /// Signal ocndition.
-    static SyscallReturn
-    m5_cond_signalFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                       ThreadContext *tc)
-    {
-        int index = 0;
-        Addr cond_addr = process->getSyscallArg(tc, index);
-
-        // Wake up one process waiting on the condition variable.
-        activate_waiting_context(cond_addr, process);
-
-        return 0;
-    }
-
-    /// Wake up all processes waiting on the condition variable.
-    static SyscallReturn
-    m5_cond_broadcastFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                          ThreadContext *tc)
-    {
-        int index = 0;
-        Addr cond_addr = process->getSyscallArg(tc, index);
-
-        activate_waiting_context(cond_addr, process, true);
-
-        return 0;
-    }
-
-    /// Wait on a condition.
-    static SyscallReturn
-    m5_cond_waitFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                     ThreadContext *tc)
-    {
-        using namespace TheISA;
-
-        int index = 0;
-        Addr cond_addr = process->getSyscallArg(tc, index);
-        Addr lock_addr = process->getSyscallArg(tc, index);
-        TypedBufferArg<uint64_t> condp(cond_addr);
-        TypedBufferArg<uint64_t> lockp(lock_addr);
-
-        // user is supposed to acquire lock before entering
-        lockp.copyIn(tc->getMemProxy());
-        assert(gtoh(*lockp) != 0);
-
-        m5_unlock_mutex(lock_addr, process, tc);
-
-        process->waitList.push_back(Process::WaitRec(cond_addr, tc));
-        tc->suspend();
-
-        return 0;
-    }
-
-    /// Thread exit.
-    static SyscallReturn
-    m5_thread_exitFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                       ThreadContext *tc)
-    {
-        assert(tc->status() == ThreadContext::Active);
-        tc->halt();
-
-        return 0;
-    }
-
-    /// Indirect syscall invocation (call #0).
-    static SyscallReturn
-    indirectSyscallFunc(SyscallDesc *desc, int callnum, LiveProcess *process,
-                        ThreadContext *tc)
-    {
-        int index = 0;
-        int new_callnum = process->getSyscallArg(tc, index);
-
-        for (int i = 0; i < 5; ++i)
-            process->setSyscallArg(tc, i, process->getSyscallArg(tc, index));
-
-
-        SyscallDesc *new_desc = process->getDesc(new_callnum);
-        if (desc == NULL)
-            fatal("Syscall %d out of range", callnum);
-
-        new_desc->doSyscall(new_callnum, process, tc);
-
-        return 0;
-    }
-
-};  // class Tru64
-
-class Tru64_F64 : public Tru64
-{
-  public:
-
-    /// Stat buffer.  Note that Tru64 v5.0+ use a new "F64" stat
-    /// structure, and a new set of syscall numbers for stat calls.
-    /// On some hosts (notably Linux) define st_atime, st_mtime, and
-    /// st_ctime as macros, so we append an X to get around this.
-    struct F64_stat {
-        dev_t   st_dev;                 //!< st_dev
-        int32_t st_retired1;            //!< st_retired1
-        mode_t  st_mode;                //!< st_mode
-        nlink_t st_nlink;               //!< st_nlink
-        uint16_t st_nlink_reserved;     //!< st_nlink_reserved
-        uid_t   st_uid;                 //!< st_uid
-        gid_t   st_gid;                 //!< st_gid
-        dev_t   st_rdev;                //!< st_rdev
-        dev_t   st_ldev;                //!< st_ldev
-        off_t   st_size;                //!< st_size
-        time_t  st_retired2;            //!< st_retired2
-        int32_t st_uatime;              //!< st_uatime
-        time_t  st_retired3;            //!< st_retired3
-        int32_t st_umtime;              //!< st_umtime
-        time_t  st_retired4;            //!< st_retired4
-        int32_t st_uctime;              //!< st_uctime
-        int32_t st_retired5;            //!< st_retired5
-        int32_t st_retired6;            //!< st_retired6
-        uint32_t        st_flags;       //!< st_flags
-        uint32_t        st_gen;         //!< st_gen
-        uint64_t        st_spare[4];    //!< st_spare[4]
-        ino_t   st_ino;                 //!< st_ino
-        int32_t st_ino_reserved;        //!< st_ino_reserved
-        time_t  st_atimeX;              //!< st_atime
-        int32_t st_atime_reserved;      //!< st_atime_reserved
-        time_t  st_mtimeX;              //!< st_mtime
-        int32_t st_mtime_reserved;      //!< st_mtime_reserved
-        time_t  st_ctimeX;              //!< st_ctime
-        int32_t st_ctime_reserved;      //!< st_ctime_reserved
-        uint64_t        st_blksize;     //!< st_blksize
-        uint64_t        st_blocks;      //!< st_blocks
-    };
-
-    typedef F64_stat tgt_stat;
-/*
-    static void copyOutStatBuf(SETranslatingPortProxy &mem, Addr addr,
-                               global_stat *host)
-    {
-        Tru64::copyOutStatBuf<Tru64::F64_stat>(mem, addr, host);
-    }*/
-
-    static void copyOutStatfsBuf(SETranslatingPortProxy &mem, Addr addr,
-                                 global_statfs *host)
-    {
-        Tru64::copyOutStatfsBuf<Tru64::F64_statfs>(mem, addr, host);
-    }
-};
-
-class Tru64_PreF64 : public Tru64
-{
-  public:
-
-    /// Old Tru64 v4.x stat struct.
-    /// Tru64 maintains backwards compatibility with v4.x by
-    /// implementing another set of stat functions using the old
-    /// structure definition and binding them to the old syscall
-    /// numbers.
-
-    struct pre_F64_stat {
-        dev_t   st_dev;
-        ino_t   st_ino;
-        mode_t  st_mode;
-        nlink_t st_nlink;
-        uid_t   st_uid __attribute__ ((aligned(sizeof(uid_t))));
-        gid_t   st_gid;
-        dev_t   st_rdev;
-        off_t   st_size __attribute__ ((aligned(sizeof(off_t))));
-        time_t  st_atimeX;
-        int32_t st_uatime;
-        time_t  st_mtimeX;
-        int32_t st_umtime;
-        time_t  st_ctimeX;
-        int32_t st_uctime;
-        uint32_t st_blksize;
-        int32_t st_blocks;
-        uint32_t st_flags;
-        uint32_t st_gen;
-    };
-
-    typedef pre_F64_stat tgt_stat;
-/*
-    static void copyOutStatBuf(SETranslatingPortProxy &mem, Addr addr,
-                               global_stat *host)
-    {
-        Tru64::copyOutStatBuf<Tru64::pre_F64_stat>(mem, addr, host);
-    }*/
-
-    static void copyOutStatfsBuf(SETranslatingPortProxy &mem, Addr addr,
-                                 global_statfs *host)
-    {
-        Tru64::copyOutStatfsBuf<Tru64::pre_F64_statfs>(mem, addr, host);
-    }
-};
-
-#endif // __TRU64_HH__
diff --git a/src/kern/tru64/tru64_events.cc b/src/kern/tru64/tru64_events.cc
deleted file mode 100644
index df346d6ab..000000000
--- a/src/kern/tru64/tru64_events.cc
+++ /dev/null
@@ -1,114 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- *          Lisa Hsu
- */
-
-#include "arch/alpha/ev5.hh"
-#include "arch/isa_traits.hh"
-#include "config/the_isa.hh"
-#include "cpu/base.hh"
-#include "cpu/thread_context.hh"
-#include "debug/BADADDR.hh"
-#include "debug/DebugPrintf.hh"
-#include "debug/Printf.hh"
-#include "kern/tru64/dump_mbuf.hh"
-#include "kern/tru64/printf.hh"
-#include "kern/tru64/tru64_events.hh"
-#include "kern/system_events.hh"
-#include "sim/arguments.hh"
-#include "sim/system.hh"
-
-using namespace TheISA;
-
-//void SkipFuncEvent::process(ExecContext *tc);
-
-void
-BadAddrEvent::process(ThreadContext *tc)
-{
-    // The following gross hack is the equivalent function to the
-    // annotation for vmunix::badaddr in:
-    // simos/simulation/apps/tcl/osf/tlaser.tcl
-
-    uint64_t a0 = tc->readIntReg(16);
-
-    bool found = false;
-
-    MasterPort &dataPort = tc->getCpuPtr()->getDataPort();
-
-    // get the address ranges of the connected slave port
-    AddrRangeList resp = dataPort.getAddrRanges();
-    for (const auto &iter : resp) {
-        if (iter.contains(K0Seg2Phys(a0) & PAddrImplMask))
-            found = true;
-    }
-
-    if (!IsK0Seg(a0) || found ) {
-
-        DPRINTF(BADADDR, "badaddr arg=%#x bad\n", a0);
-        tc->setIntReg(ReturnValueReg, 0x1);
-        SkipFuncEvent::process(tc);
-    } else {
-        DPRINTF(BADADDR, "badaddr arg=%#x good\n", a0);
-    }
-}
-
-void
-PrintfEvent::process(ThreadContext *tc)
-{
-    if (DTRACE(Printf)) {
-        StringWrap name(tc->getSystemPtr()->name());
-        DPRINTFN("");
-
-        Arguments args(tc);
-        tru64::Printf(args);
-    }
-}
-
-void
-DebugPrintfEvent::process(ThreadContext *tc)
-{
-    if (DTRACE(DebugPrintf)) {
-        if (!raw) {
-            StringWrap name(tc->getSystemPtr()->name());
-            DPRINTFN("");
-        }
-
-        Arguments args(tc);
-        tru64::Printf(args);
-    }
-}
-
-void
-DumpMbufEvent::process(ThreadContext *tc)
-{
-    if (DTRACE(DebugPrintf)) {
-        Arguments args(tc);
-        tru64::DumpMbuf(args);
-    }
-}
diff --git a/src/kern/tru64/tru64_events.hh b/src/kern/tru64/tru64_events.hh
deleted file mode 100644
index 6a1ab2e51..000000000
--- a/src/kern/tru64/tru64_events.hh
+++ /dev/null
@@ -1,86 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- *          Lisa Hsu
- */
-
-#ifndef __TRU64_EVENTS_HH__
-#define __TRU64_EVENTS_HH__
-
-#include <string>
-
-#include "cpu/pc_event.hh"
-#include "kern/system_events.hh"
-
-class ThreadContext;
-
-class BadAddrEvent : public SkipFuncEvent
-{
-  public:
-    BadAddrEvent(PCEventQueue *q, const std::string &desc, Addr addr)
-        : SkipFuncEvent(q, desc, addr) {}
-    virtual void process(ThreadContext *tc);
-};
-
-class PrintfEvent : public PCEvent
-{
-  public:
-    PrintfEvent(PCEventQueue *q, const std::string &desc, Addr addr)
-        : PCEvent(q, desc, addr) {}
-    virtual void process(ThreadContext *tc);
-};
-
-class DebugPrintfEvent : public PCEvent
-{
-  private:
-    bool raw;
-
-  public:
-    DebugPrintfEvent(PCEventQueue *q, const std::string &desc, Addr addr,
-                     bool r = false)
-        : PCEvent(q, desc, addr), raw(r) {}
-    virtual void process(ThreadContext *tc);
-};
-
-class DebugPrintfrEvent : public DebugPrintfEvent
-{
-  public:
-    DebugPrintfrEvent(PCEventQueue *q, const std::string &desc, Addr addr)
-        : DebugPrintfEvent(q, desc, addr, true)
-    {}
-};
-
-class DumpMbufEvent : public PCEvent
-{
-  public:
-    DumpMbufEvent(PCEventQueue *q, const std::string &desc, Addr addr)
-        : PCEvent(q, desc, addr) {}
-    virtual void process(ThreadContext *tc);
-};
-
-#endif // __TRU64_EVENTS_HH__
diff --git a/src/kern/tru64/tru64_syscalls.cc b/src/kern/tru64/tru64_syscalls.cc
deleted file mode 100644
index 602271b36..000000000
--- a/src/kern/tru64/tru64_syscalls.cc
+++ /dev/null
@@ -1,440 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#include "kern/tru64/tru64_syscalls.hh"
-
-namespace {
-    const char *
-    standard_strings[SystemCalls<Tru64>::StandardNumber] = {
-        "syscall",                      // 0
-        "exit",                         // 1
-        "fork",                         // 2
-        "read",                         // 3
-        "write",                        // 4
-        "old_open",                     // 5
-        "close",                        // 6
-        "wait4",                        // 7
-        "old_creat",                    // 8
-        "link",                         // 9
-
-        "unlink",                       // 10
-        "execv",                        // 11
-        "chdir",                        // 12
-        "fchdir",                       // 13
-        "mknod",                        // 14
-        "chmod",                        // 15
-        "chown",                        // 16
-        "obreak",                       // 17
-        "pre_F64_getfsstat",            // 18
-        "lseek",                        // 19
-
-        "getpid",                       // 20
-        "mount",                        // 21
-        "unmount",                      // 22
-        "setuid",                       // 23
-        "getuid",                       // 24
-        "exec_with_loader",             // 25
-        "ptrace",                       // 26
-        "recvmsg",                      // 27
-        "sendmsg",                      // 28
-        "recvfrom",                     // 29
-
-        "accept",                       // 30
-        "getpeername",                  // 31
-        "getsockname",                  // 32
-        "access",                       // 33
-        "chflags",                      // 34
-        "fchflags",                     // 35
-        "sync",                         // 36
-        "kill",                         // 37
-        "old_stat",                     // 38
-        "setpgid",                      // 39
-
-        "old_lstat",                    // 40
-        "dup",                          // 41
-        "pipe",                         // 42
-        "set_program_attributes",       // 43
-        "profil",                       // 44
-        "open",                         // 45
-        "obsolete_osigaction",          // 46
-        "getgid",                       // 47
-        "sigprocmask",                  // 48
-        "getlogin",                     // 49
-
-        "setlogin",                     // 50
-        "acct",                         // 51
-        "sigpending",                   // 52
-        "classcntl",                    // 53
-        "ioctl",                        // 54
-        "reboot",                       // 55
-        "revoke",                       // 56
-        "symlink",                      // 57
-        "readlink",                     // 58
-        "execve",                       // 59
-
-        "umask",                        // 60
-        "chroot",                       // 61
-        "old_fstat",                    // 62
-        "getpgrp",                      // 63
-        "getpagesize",                  // 64
-        "mremap",                       // 65
-        "vfork",                        // 66
-        "pre_F64_stat",                 // 67
-        "pre_F64_lstat",                // 68
-        "sbrk",                         // 69
-
-        "sstk",                         // 70
-        "mmap",                         // 71
-        "ovadvise",                     // 72
-        "munmap",                       // 73
-        "mprotect",                     // 74
-        "madvise",                      // 75
-        "old_vhangup",                  // 76
-        "kmodcall",                     // 77
-        "mincore",                      // 78
-        "getgroups",                    // 79
-
-        "setgroups",                    // 80
-        "old_getpgrp",                  // 81
-        "setpgrp",                      // 82
-        "setitimer",                    // 83
-        "old_wait",                     // 84
-        "table",                        // 85
-        "getitimer",                    // 86
-        "gethostname",                  // 87
-        "sethostname",                  // 88
-        "getdtablesize",                // 89
-
-        "dup2",                         // 90
-        "pre_F64_fstat",                // 91
-        "fcntl",                        // 92
-        "select",                       // 93
-        "poll",                         // 94
-        "fsync",                        // 95
-        "setpriority",                  // 96
-        "socket",                       // 97
-        "connect",                      // 98
-        "old_accept",                   // 99
-
-        "getpriority",                  // 100
-        "old_send",                     // 101
-        "old_recv",                     // 102
-        "sigreturn",                    // 103
-        "bind",                         // 104
-        "setsockopt",                   // 105
-        "listen",                       // 106
-        "plock",                        // 107
-        "old_sigvec",                   // 108
-        "old_sigblock",                 // 109
-
-        "old_sigsetmask",               // 110
-        "sigsuspend",                   // 111
-        "sigstack",                     // 112
-        "old_recvmsg",                  // 113
-        "old_sendmsg",                  // 114
-        "obsolete_vtrcae",              // 115
-        "gettimeofday",                 // 116
-        "getrusage",                    // 117
-        "getsockopt",                   // 118
-        "numa_syscalls",                // 119
-
-        "readv",                        // 120
-        "writev",                       // 121
-        "settimeofday",                 // 122
-        "fchown",                       // 123
-        "fchmod",                       // 124
-        "old_recvfrom",                 // 125
-        "setreuid",                     // 126
-        "setregid",                     // 127
-        "rename",                       // 128
-        "truncate",                     // 129
-
-        "ftruncate",                    // 130
-        "flock",                        // 131
-        "setgid",                       // 132
-        "sendto",                       // 133
-        "shutdown",                     // 134
-        "socketpair",                   // 135
-        "mkdir",                        // 136
-        "rmdir",                        // 137
-        "utimes",                       // 138
-        "obsolete_42_sigreturn",        // 139
-
-        "adjtime",                      // 140
-        "old_getpeername",              // 141
-        "gethostid",                    // 142
-        "sethostid",                    // 143
-        "getrlimit",                    // 144
-        "setrlimit",                    // 145
-        "old_killpg",                   // 146
-        "setsid",                       // 147
-        "quotactl",                     // 148
-        "oldquota",                     // 149
-
-        "old_getsockname",              // 150
-        "pread",                        // 151
-        "pwrite",                       // 152
-        "pid_block",                    // 153
-        "pid_unblock",                  // 154
-        "signal_urti",                  // 155
-        "sigaction",                    // 156
-        "sigwaitprim",                  // 157
-        "nfssvc",                       // 158
-        "getdirentries",                // 159
-
-        "pre_F64_statfs",               // 160
-        "pre_F64_fstatfs",              // 161
-        0,                              // 162
-        "async_daemon",                 // 163
-        "getfh",                        // 164
-        "getdomainname",                // 165
-        "setdomainname",                // 166
-        0,                              // 167
-        0,                              // 168
-        "exportfs",                     // 169
-
-        0,                              // 170
-        0,                              // 171
-        0,                              // 172
-        0,                              // 173
-        0,                              // 174
-        0,                              // 175
-        0,                              // 176
-        0,                              // 177
-        0,                              // 178
-        0,                              // 179
-
-        0,                              // 180
-        "alt_plock",                    // 181
-        0,                              // 182
-        0,                              // 183
-        "getmnt",                       // 184
-        0,                              // 185
-        0,                              // 186
-        "alt_sigpending",               // 187
-        "alt_setsid",                   // 188
-        0,                              // 189
-
-        0,                              // 190
-        0,                              // 191
-        0,                              // 192
-        0,                              // 193
-        0,                              // 194
-        0,                              // 195
-        0,                              // 196
-        0,                              // 197
-        0,                              // 198
-        "swapon",                       // 199
-
-        "msgctl",                       // 200
-        "msgget",                       // 201
-        "msgrcv",                       // 202
-        "msgsnd",                       // 203
-        "semctl",                       // 204
-        "semget",                       // 205
-        "semop",                        // 206
-        "uname",                        // 207
-        "lchown",                       // 208
-        "shmat",                        // 209
-
-        "shmctl",                       // 210
-        "shmdt",                        // 211
-        "shmget",                       // 212
-        "mvalid",                       // 213
-        "getaddressconf",               // 214
-        "msleep",                       // 215
-        "mwakeup",                      // 216
-        "msync",                        // 217
-        "signal",                       // 218
-        "utc_gettime",                  // 219
-
-        "utc_adjtime",                  // 220
-        0,                              // 221
-        "security",                     // 222
-        "kloadcall",                    // 223
-        "stat",                         // 224
-        "lstat",                        // 225
-        "fstat",                        // 226
-        "statfs",                       // 227
-        "fstatfs",                      // 228
-        "getfsstat",                    // 229
-
-        "gettimeofday64",               // 230
-        "settimeofday64",               // 231
-        0,                              // 232
-        "getpgid",                      // 233
-        "getsid",                       // 234
-        "sigaltstack",                  // 235
-        "waitid",                       // 236
-        "priocntlset",                  // 237
-        "sigsendset",                   // 238
-        "set_speculative",              // 239
-
-        "msfs_syscall",                 // 240
-        "sysinfo",                      // 241
-        "uadmin",                       // 242
-        "fuser",                        // 243
-        "proplist_syscall",             // 244
-        "ntp_adjtime",                  // 245
-        "ntp_gettime",                  // 246
-        "pathconf",                     // 247
-        "fpathconf",                    // 248
-        "sync2",                        // 249
-
-        "uswitch",                      // 250
-        "usleep_thread",                // 251
-        "audcntl",                      // 252
-        "audgen",                       // 253
-        "sysfs",                        // 254
-        "subsys_info",                  // 255
-        "getsysinfo",                   // 256
-        "setsysinfo",                   // 257
-        "afs_syscall",                  // 258
-        "swapctl",                      // 259
-
-        "memcntl",                      // 260
-        "fdatasync",                    // 261
-        "oflock",                       // 262
-        "_F64_readv",                   // 263
-        "_F64_writev",                  // 264
-        "cdslxlate",                    // 265
-        "sendfile",                     // 266
-    };
-
-    const char *
-    mach_strings[SystemCalls<Tru64>::MachNumber] = {
-        0,                                      // 0
-        0,                                      // 1
-        0,                                      // 2
-        0,                                      // 3
-        0,                                      // 4
-        0,                                      // 5
-        0,                                      // 6
-        0,                                      // 7
-        0,                                      // 8
-        0,                                      // 9
-
-        "task_self",                            // 10
-        "thread_reply",                         // 11
-        "task_notify",                          // 12
-        "thread_self",                          // 13
-        0,                                      // 14
-        0,                                      // 15
-        0,                                      // 16
-        0,                                      // 17
-        0,                                      // 18
-        0,                                      // 19
-
-        "msg_send_trap",                        // 20
-        "msg_receive_trap",                     // 21
-        "msg_rpc_trap",                         // 22
-        0,                                      // 23
-        "nxm_block",                            // 24
-        "nxm_unblock",                          // 25
-        0,                                      // 26
-        0,                                      // 27
-        0,                                      // 28
-        "nxm_thread_destroy",                   // 29
-
-        "lw_wire",                              // 30
-        "lw_unwire",                            // 31
-        "nxm_thread_create",                    // 32
-        "nxm_task_init",                        // 33
-        0,                                      // 34
-        "nxm_idle",                             // 35
-        "nxm_wakeup_idle",                      // 36
-        "nxm_set_pthid",                        // 37
-        "nxm_thread_kill",                      // 38
-        "nxm_thread_block",                     // 39
-
-        "nxm_thread_wakeup",                    // 40
-        "init_process",                         // 41
-        "nxm_get_binding",                      // 42
-        "map_fd",                               // 43
-        "nxm_resched",                          // 44
-        "nxm_set_cancel",                       // 45
-        "nxm_set_binding",                      // 46
-        "stack_create",                         // 47
-        "nxm_get_state",                        // 48
-        "nxm_thread_suspend",                   // 49
-
-        "nxm_thread_resume",                    // 50
-        "nxm_signal_check",                     // 51
-        "htg_unix_syscall",                     // 52
-        0,                                      // 53
-        0,                                      // 54
-        "host_self",                            // 55
-        "host_priv_self",                       // 56
-        0,                                      // 57
-        0,                                      // 58
-        "swtch_pri",                            // 59
-
-        "swtch",                                // 60
-        "thread_switch",                        // 61
-        "semop_fast",                           // 62
-        "nxm_pshared_init",                     // 63
-        "nxm_pshared_block",                    // 64
-        "nxm_pshared_unblock",                  // 65
-        "nxm_pshared_destroy",                  // 66
-        "nxm_swtch_pri",                        // 67
-        "lw_syscall",                           // 68
-        0,                                      // 69
-
-        "mach_sctimes_0",                       // 70
-        "mach_sctimes_1",                       // 71
-        "mach_sctimes_2",                       // 72
-        "mach_sctimes_3",                       // 73
-        "mach_sctimes_4",                       // 74
-        "mach_sctimes_5",                       // 75
-        "mach_sctimes_6",                       // 76
-        "mach_sctimes_7",                       // 77
-        "mach_sctimes_8",                       // 78
-        "mach_sctimes_9",                       // 79
-
-        "mach_sctimes_10",                      // 80
-        "mach_sctimes_11",                      // 81
-        "mach_sctimes_port_alloc_dealloc",      // 82
-    };
-}
-
-const char *
-SystemCalls<Tru64>::name(int num)
-{
-    if (num >= Number)
-        return 0;
-    else if (num >= StandardNumber)
-        return mach_strings[num - StandardNumber];
-    else if (num >= 0)
-        return standard_strings[num];
-    else if (num > -MachNumber)
-        return mach_strings[-num];
-    else
-        return 0;
-}
diff --git a/src/kern/tru64/tru64_syscalls.hh b/src/kern/tru64/tru64_syscalls.hh
deleted file mode 100644
index 66f5c2d39..000000000
--- a/src/kern/tru64/tru64_syscalls.hh
+++ /dev/null
@@ -1,361 +0,0 @@
-/*
- * Copyright (c) 2003-2005 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * Authors: Nathan Binkert
- */
-
-#ifndef __KERN_TRU64_TRU64_SYSCALLS_HH__
-#define __KERN_TRU64_TRU64_SYSCALLS_HH__
-
-#include "kern/tru64/tru64.hh"
-
-template <class OS>
-class SystemCalls;
-
-template <>
-class SystemCalls<Tru64>
-{
-  public:
-    enum {
-        syscall = 0,
-        exit = 1,
-        fork = 2,
-        read = 3,
-        write = 4,
-        old_open = 5,
-        close = 6,
-        wait4 = 7,
-        old_creat = 8,
-        link = 9,
-        unlink = 10,
-        execv = 11,
-        chdir = 12,
-        fchdir = 13,
-        mknod = 14,
-        chmod = 15,
-        chown = 16,
-        obreak = 17,
-        pre_F64_getfsstat = 18,
-        lseek = 19,
-        getpid = 20,
-        mount = 21,
-        unmount = 22,
-        setuid = 23,
-        getuid = 24,
-        exec_with_loader = 25,
-        ptrace = 26,
-        recvmsg = 27,
-        sendmsg = 28,
-        recvfrom = 29,
-        accept = 30,
-        getpeername = 31,
-        getsockname = 32,
-        access = 33,
-        chflags = 34,
-        fchflags = 35,
-        sync = 36,
-        kill = 37,
-        old_stat = 38,
-        setpgid = 39,
-        old_lstat = 40,
-        dup = 41,
-        pipe = 42,
-        set_program_attributes = 43,
-        profil = 44,
-        open = 45,
-        obsolete_osigaction = 46,
-        getgid = 47,
-        sigprocmask = 48,
-        getlogin = 49,
-        setlogin = 50,
-        acct = 51,
-        sigpending = 52,
-        classcntl = 53,
-        ioctl = 54,
-        reboot = 55,
-        revoke = 56,
-        symlink = 57,
-        readlink = 58,
-        execve = 59,
-        umask = 60,
-        chroot = 61,
-        old_fstat = 62,
-        getpgrp = 63,
-        getpagesize = 64,
-        mremap = 65,
-        vfork = 66,
-        pre_F64_stat = 67,
-        pre_F64_lstat = 68,
-        sbrk = 69,
-        sstk = 70,
-        mmap = 71,
-        ovadvise = 72,
-        munmap = 73,
-        mprotect = 74,
-        madvise = 75,
-        old_vhangup = 76,
-        kmodcall = 77,
-        mincore = 78,
-        getgroups = 79,
-        setgroups = 80,
-        old_getpgrp = 81,
-        setpgrp = 82,
-        setitimer = 83,
-        old_wait = 84,
-        table = 85,
-        getitimer = 86,
-        gethostname = 87,
-        sethostname = 88,
-        getdtablesize = 89,
-        dup2 = 90,
-        pre_F64_fstat = 91,
-        fcntl = 92,
-        select = 93,
-        poll = 94,
-        fsync = 95,
-        setpriority = 96,
-        socket = 97,
-        connect = 98,
-        old_accept = 99,
-        getpriority = 100,
-        old_send = 101,
-        old_recv = 102,
-        sigreturn = 103,
-        bind = 104,
-        setsockopt = 105,
-        listen = 106,
-        plock = 107,
-        old_sigvec = 108,
-        old_sigblock = 109,
-        old_sigsetmask = 110,
-        sigsuspend = 111,
-        sigstack = 112,
-        old_recvmsg = 113,
-        old_sendmsg = 114,
-        obsolete_vtrcae = 115,
-        gettimeofday = 116,
-        getrusage = 117,
-        getsockopt = 118,
-        numa_syscalls = 119,
-        readv = 120,
-        writev = 121,
-        settimeofday = 122,
-        fchown = 123,
-        fchmod = 124,
-        old_recvfrom = 125,
-        setreuid = 126,
-        setregid = 127,
-        rename = 128,
-        truncate = 129,
-        ftruncate = 130,
-        flock = 131,
-        setgid = 132,
-        sendto = 133,
-        shutdown = 134,
-        socketpair = 135,
-        mkdir = 136,
-        rmdir = 137,
-        utimes = 138,
-        obsolete_42_sigreturn = 139,
-        adjtime = 140,
-        old_getpeername = 141,
-        gethostid = 142,
-        sethostid = 143,
-        getrlimit = 144,
-        setrlimit = 145,
-        old_killpg = 146,
-        setsid = 147,
-        quotactl = 148,
-        oldquota = 149,
-        old_getsockname = 150,
-        pread = 151,
-        pwrite = 152,
-        pid_block = 153,
-        pid_unblock = 154,
-        signal_urti = 155,
-        sigaction = 156,
-        sigwaitprim = 157,
-        nfssvc = 158,
-        getdirentries = 159,
-        pre_F64_statfs = 160,
-        pre_F64_fstatfs = 161,
-        async_daemon = 163,
-        getfh = 164,
-        getdomainname = 165,
-        setdomainname = 166,
-        exportfs = 169,
-        alt_plock = 181,
-        getmnt = 184,
-        alt_sigpending = 187,
-        alt_setsid = 188,
-        swapon = 199,
-        msgctl = 200,
-        msgget = 201,
-        msgrcv = 202,
-        msgsnd = 203,
-        semctl = 204,
-        semget = 205,
-        semop = 206,
-        uname = 207,
-        lchown = 208,
-        shmat = 209,
-        shmctl = 210,
-        shmdt = 211,
-        shmget = 212,
-        mvalid = 213,
-        getaddressconf = 214,
-        msleep = 215,
-        mwakeup = 216,
-        msync = 217,
-        signal = 218,
-        utc_gettime = 219,
-        utc_adjtime = 220,
-        security = 222,
-        kloadcall = 223,
-        stat = 224,
-        lstat = 225,
-        fstat = 226,
-        statfs = 227,
-        fstatfs = 228,
-        getfsstat = 229,
-        gettimeofday64 = 230,
-        settimeofday64 = 231,
-        getpgid = 233,
-        getsid = 234,
-        sigaltstack = 235,
-        waitid = 236,
-        priocntlset = 237,
-        sigsendset = 238,
-        set_speculative = 239,
-        msfs_syscall = 240,
-        sysinfo = 241,
-        uadmin = 242,
-        fuser = 243,
-        proplist_syscall = 244,
-        ntp_adjtime = 245,
-        ntp_gettime = 246,
-        pathconf = 247,
-        fpathconf = 248,
-        sync2 = 249,
-        uswitch = 250,
-        usleep_thread = 251,
-        audcntl = 252,
-        audgen = 253,
-        sysfs = 254,
-        subsys_info = 255,
-        getsysinfo = 256,
-        setsysinfo = 257,
-        afs_syscall = 258,
-        swapctl = 259,
-        memcntl = 260,
-        fdatasync = 261,
-        oflock = 262,
-        _F64_readv = 263,
-        _F64_writev = 264,
-        cdslxlate = 265,
-        sendfile = 266,
-        StandardNumber
-    };
-
-    enum {
-        task_self = 10,
-        thread_reply = 11,
-        task_notify = 12,
-        thread_self = 13,
-        msg_send_trap = 20,
-        msg_receive_trap = 21,
-        msg_rpc_trap = 22,
-        nxm_block = 24,
-        nxm_unblock = 25,
-        nxm_thread_destroy = 29,
-        lw_wire = 30,
-        lw_unwire = 31,
-        nxm_thread_create = 32,
-        nxm_task_init = 33,
-        nxm_idle = 35,
-        nxm_wakeup_idle = 36,
-        nxm_set_pthid = 37,
-        nxm_thread_kill = 38,
-        nxm_thread_block = 39,
-        nxm_thread_wakeup = 40,
-        init_process = 41,
-        nxm_get_binding = 42,
-        map_fd = 43,
-        nxm_resched = 44,
-        nxm_set_cancel = 45,
-        nxm_set_binding = 46,
-        stack_create = 47,
-        nxm_get_state = 48,
-        nxm_thread_suspend = 49,
-        nxm_thread_resume = 50,
-        nxm_signal_check = 51,
-        htg_unix_syscall = 52,
-        host_self = 55,
-        host_priv_self = 56,
-        swtch_pri = 59,
-        swtch = 60,
-        thread_switch = 61,
-        semop_fast = 62,
-        nxm_pshared_init = 63,
-        nxm_pshared_block = 64,
-        nxm_pshared_unblock = 65,
-        nxm_pshared_destroy = 66,
-        nxm_swtch_pri = 67,
-        lw_syscall = 68,
-        mach_sctimes_0 = 70,
-        mach_sctimes_1 = 71,
-        mach_sctimes_2 = 72,
-        mach_sctimes_3 = 73,
-        mach_sctimes_4 = 74,
-        mach_sctimes_5 = 75,
-        mach_sctimes_6 = 76,
-        mach_sctimes_7 = 77,
-        mach_sctimes_8 = 78,
-        mach_sctimes_9 = 79,
-        mach_sctimes_10 = 80,
-        mach_sctimes_11 = 81,
-        mach_sctimes_port_alloc_dealloc = 82,
-        MachNumber
-    };
-
-    static const int Number = StandardNumber + MachNumber;
-
-    static const char *name(int num);
-
-    static bool validSyscallNumber(int num) {
-        return -MachNumber < num && num < StandardNumber;
-    }
-
-    static int convert(int syscall_num) {
-        if (!validSyscallNumber(syscall_num))
-            return -1;
-
-        return syscall_num < 0 ? StandardNumber - syscall_num : syscall_num;
-    }
-};
-
-#endif // __KERN_TRU64_TRU64_SYSCALLS_HH__
diff --git a/src/sim/process.cc b/src/sim/process.cc
index 7c64dad22..21b365296 100644
--- a/src/sim/process.cc
+++ b/src/sim/process.cc
@@ -70,7 +70,6 @@
 
 #if THE_ISA == ALPHA_ISA
 #include "arch/alpha/linux/process.hh"
-#include "arch/alpha/tru64/process.hh"
 #elif THE_ISA == SPARC_ISA
 #include "arch/sparc/linux/process.hh"
 #include "arch/sparc/solaris/process.hh"
@@ -591,10 +590,6 @@ LiveProcess::create(LiveProcessParams * params)
         fatal("Object file architecture does not match compiled ISA (Alpha).");
 
     switch (objFile->getOpSys()) {
-      case ObjectFile::Tru64:
-        process = new AlphaTru64Process(params, objFile);
-        break;
-
       case ObjectFile::UnknownOpSys:
         warn("Unknown operating system; assuming Linux.");
         // fall through
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/NOTE b/tests/long/se/20.parser/ref/alpha/tru64/NOTE
deleted file mode 100644
index 5e7d8c358..000000000
--- a/tests/long/se/20.parser/ref/alpha/tru64/NOTE
+++ /dev/null
@@ -1,6 +0,0 @@
-I removed the reference outputs for this program because it's taking
-way too long... over an hour for simple-atomic and over 19 hrs for
-o3-timing.  We need to find a shorter input if we want to keep this
-in the regressions.
-
-Steve
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 4a417985d..000000000
--- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=parser 2.1.dict -batch
-cwd=build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/parser
-gid=100
-input=/arm/projectscratch/randd/systems/dist/cpu2000/data/parser/mdred/input/parser.in
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=114600000000
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simout b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index 8606e90c7..000000000
--- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,72 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28069
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/20.parser/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/20.parser/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-
- Reading the dictionary files: *************************************************
-
-
-Welcome to the Link Parser -- Version 2.1
-
-          Copyright (C) 1991-1995 Daniel Sleator and Davy Temperley
-
-Processing sentences in batch mode
-
-Echoing of input sentence turned on.
-* as had expected the party to be a success , it was a success 
-* do you know where John 's 
-* he said that , finding that it was impossible to get work as a waiter , he would work as a janitor 
-* how fast the program is it 
-* I am wondering whether to invite to the party 
-* I gave him for his birthday it 
-* I thought terrible after our discussion 
-* I wonder how much money have you earned 
-* Janet who is an expert on dogs helped me choose one 
-* she interviewed more programmers than was hired 
-* such flowers are found chiefly particularly in Europe 
-* the dogs some of which were very large ran after the man 
-* the man whom I play tennis is here 
-* there is going to be an important meeting January 
-* to pretend that our program is usable in its current form would be happy 
-* we're thinking about going to a movie this theater 
-* which dog you said you chased 
-- also invited to the meeting were several prominent scientists 
-- he ran home so quickly that his mother could hardly believe he had called from school 
-- so many people attended that they spilled over into several neighboring fields 
-- voting in favor of the bill were 36 Republicans and 4 moderate Democrats 
-: Grace may not be possible to fix the problem 
-  any program as good as ours should be useful 
-  biochemically , I think the experiment has a lot of problems 
-  Fred has had five years of experience as a programmer 
-  he is looking for another job 
-  how did John do it 
-  how many more people do you think will come 
-  how much more spilled 
-  I have more money than John has time 
-  I made it clear that I was angry 
-  I wonder how John did it 
-  I wonder how much more quickly he ran 
-  invite John and whoever else you want to invite 
-  it is easier to ignore the problem than it is to solve it 
-  many who initially supported Thomas later changed their minds 
-  neither Mary nor Louise are coming to the party 
-  she interviewed more programmers than were hired 
-  telling Joe that Sue was coming to the party would create a real problem 
-  the man with whom I play tennis is here 
-  there is a dog in the park 
-  this is not the man we know and love 
-  we like to eat at restaurants , usually on weekends 
-  what did John say he thought you should do 
-  about 2 million people attended 
-  the five best costumes got prizes 
-No errors!
-Exiting @ tick 422342506500 because target called exit()
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 61f620036..000000000
--- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,833 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.422343                       # Number of seconds simulated
-sim_ticks                                422342506500                       # Number of ticks simulated
-final_tick                               422342506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 474436                       # Simulator instruction rate (inst/s)
-host_op_rate                                   474436                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              327462122                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 257604                       # Number of bytes of host memory used
-host_seconds                                  1289.74                       # Real time elapsed on the host
-sim_insts                                   611901617                       # Number of instructions simulated
-sim_ops                                     611901617                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            156672                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          24196288                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             24352960                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       156672                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          156672                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     18839168                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18839168                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2448                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             378067                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                380515                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          294362                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               294362                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               370960                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             57290677                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                57661636                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          370960                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             370960                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          44606374                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               44606374                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          44606374                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              370960                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            57290677                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              102268011                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        380515                       # Number of read requests accepted
-system.physmem.writeReqs                       294362                       # Number of write requests accepted
-system.physmem.readBursts                      380515                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     294362                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 24331840                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     21120                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  18837824                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  24352960                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               18839168                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      330                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               23759                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               23180                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               23498                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               24625                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               25498                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               23629                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               23701                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               23987                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               23227                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               24022                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              24752                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              22836                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              23786                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              24450                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              22762                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              22473                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               17837                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               17476                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               17996                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               18950                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               19553                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               18644                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               18825                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               18731                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               18487                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               18977                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              19288                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              18104                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              18331                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              18778                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              17209                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              17155                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    422342412500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  380515                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 294362                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    379040                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1139                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                         6                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     6479                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     6849                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    17525                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    17560                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    17563                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    17563                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    17562                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    17561                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    17562                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    17562                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    17561                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    17568                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    17565                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    17567                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    17575                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    17580                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    17569                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    17569                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       138956                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      310.667780                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     185.031528                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     328.663803                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          47467     34.16%     34.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        38428     27.65%     61.81% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        13549      9.75%     71.57% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         8124      5.85%     77.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         5242      3.77%     81.18% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         3828      2.75%     83.94% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         3157      2.27%     86.21% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         2628      1.89%     88.10% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        16533     11.90%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         138956                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         17561                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        21.649109                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       17.965863                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      233.199678                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          17556     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            2      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           17561                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         17561                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.761061                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.733847                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.964147                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              10711     60.99%     60.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                371      2.11%     63.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18               6450     36.73%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                 26      0.15%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                  1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                  1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           17561                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     8688901500                       # Total ticks spent queuing
-system.physmem.totMemAccLat               15817370250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1900925000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       22854.40                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  41604.40                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          57.61                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          44.60                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       57.66                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       44.61                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.80                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.45                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.35                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        20.60                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     314590                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    220977                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   82.75                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  75.07                       # Row buffer hit rate for writes
-system.physmem.avgGap                       625806.50                       # Average gap between requests
-system.physmem.pageHitRate                      79.40                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  505526280                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  268693590                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1370001780                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                772622640                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           11362849680.000002                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             8093551410                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy              616183200                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy       31552584270                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy       13412815680                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        73287717855                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy             141246410115                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              334.435695                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           402979630750                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE      931134000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      4824278000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF   298856786250                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN  34929182250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     13606935500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN  69194190500                       # Time in different power states
-system.physmem_1.actEnergy                  486640980                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  258644430                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1344519120                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                763837380                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           10801683360.000002                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             7884425820                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy              575860800                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy       29572982250                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy       12813870240                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        74790220020                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy             139297315230                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              329.820729                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           403542198250                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE      850086750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      4586322000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF   305319724750                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN  33369590750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     13363845750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN  64852936500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups               124433445                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          87996604                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           6213149                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             71713401                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                67452940                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             94.059045                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                15161931                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect            1121038                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups            7034                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               4431                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             2603                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          736                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    149830728                       # DTB read hits
-system.cpu.dtb.read_misses                     559329                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                150390057                       # DTB read accesses
-system.cpu.dtb.write_hits                    57603632                       # DTB write hits
-system.cpu.dtb.write_misses                     71396                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                57675028                       # DTB write accesses
-system.cpu.dtb.data_hits                    207434360                       # DTB hits
-system.cpu.dtb.data_misses                     630725                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                208065085                       # DTB accesses
-system.cpu.itb.fetch_hits                   227956774                       # ITB hits
-system.cpu.itb.fetch_misses                        48                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               227956822                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  485                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        844685013                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   611901617                       # Number of instructions committed
-system.cpu.committedOps                     611901617                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      14840042                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.380426                       # CPI: cycles per instruction
-system.cpu.ipc                               0.724414                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            52179272      8.53%      8.53% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               355264620     58.06%     66.59% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 152833      0.02%     66.61% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     66.61% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                144588      0.02%     66.64% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     3      0.00%     66.64% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                369991      0.06%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    2      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                  3790      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::MemRead              146469180     23.94%     90.63% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              57213427      9.35%     99.98% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead             96355      0.02%    100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite             7556      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                611901617                       # Class of committed instruction
-system.cpu.tickCycles                       746838140                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        97846873                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements           2535505                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4087.585414                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           203187430                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2539601                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             80.007619                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1692948500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4087.585414                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997946                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997946                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         3149                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         415624517                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        415624517                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    147521210                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       147521210                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     55666220                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       55666220                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     203187430                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        203187430                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    203187430                       # number of overall hits
-system.cpu.dcache.overall_hits::total       203187430                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1811214                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1811214                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1543814                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1543814                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      3355028                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        3355028                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      3355028                       # number of overall misses
-system.cpu.dcache.overall_misses::total       3355028                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  39457833000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  39457833000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  51431912500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  51431912500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  90889745500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  90889745500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  90889745500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  90889745500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    149332424                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    149332424                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     57210034                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     57210034                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    206542458                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    206542458                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    206542458                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    206542458                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012129                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.012129                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026985                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.026985                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.016244                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.016244                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.016244                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.016244                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21785.295940                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 21785.295940                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33314.837474                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 33314.837474                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 27090.607142                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 27090.607142                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 27090.607142                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 27090.607142                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2339286                       # number of writebacks
-system.cpu.dcache.writebacks::total           2339286                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        46422                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        46422                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       769005                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       769005                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       815427                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       815427                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       815427                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       815427                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1764792                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1764792                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       774809                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       774809                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2539601                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2539601                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2539601                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2539601                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  36307875000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  36307875000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  25218661500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  25218661500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  61526536500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  61526536500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  61526536500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  61526536500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011818                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011818                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013543                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013543                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012296                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.012296                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012296                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.012296                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20573.458515                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20573.458515                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32548.229951                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32548.229951                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24226.851580                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 24226.851580                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24226.851580                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 24226.851580                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              3176                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1116.241776                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           227951769                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              5005                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          45544.808991                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1116.241776                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.545040                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.545040                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1829                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1592                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.893066                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         455918553                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        455918553                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    227951769                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       227951769                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     227951769                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        227951769                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    227951769                       # number of overall hits
-system.cpu.icache.overall_hits::total       227951769                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         5005                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          5005                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         5005                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           5005                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         5005                       # number of overall misses
-system.cpu.icache.overall_misses::total          5005                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    293603500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    293603500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    293603500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    293603500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    293603500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    293603500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    227956774                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    227956774                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    227956774                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    227956774                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    227956774                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    227956774                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58662.037962                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 58662.037962                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 58662.037962                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 58662.037962                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 58662.037962                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 58662.037962                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         3176                       # number of writebacks
-system.cpu.icache.writebacks::total              3176                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5005                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         5005                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         5005                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         5005                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         5005                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         5005                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    288598500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    288598500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    288598500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    288598500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    288598500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    288598500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57662.037962                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57662.037962                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57662.037962                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 57662.037962                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57662.037962                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 57662.037962                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           348623                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30598.806406                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            4701891                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           381391                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            12.328269                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      70474186000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    42.061592                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   159.646104                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 30397.098711                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.001284                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.004872                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.927646                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.933801                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1626                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        30708                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         41047687                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        41047687                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2339286                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2339286                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         3176                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         3176                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       571694                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       571694                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         2557                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         2557                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1589840                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1589840                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         2557                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2161534                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2164091                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         2557                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2161534                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2164091                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       206458                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       206458                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2448                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2448                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       171609                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       171609                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2448                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       378067                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        380515                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2448                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       378067                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       380515                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  18097806000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  18097806000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    254224000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    254224000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  16908659000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  16908659000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    254224000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  35006465000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  35260689000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    254224000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  35006465000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  35260689000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2339286                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2339286                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         3176                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         3176                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       778152                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       778152                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         5005                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         5005                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1761449                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1761449                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         5005                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2539601                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2544606                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         5005                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2539601                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2544606                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.265318                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.265318                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.489111                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.489111                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.097425                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.097425                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.489111                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.148869                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.149538                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.489111                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.148869                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.149538                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87658.535877                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87658.535877                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 103849.673203                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 103849.673203                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 98530.141193                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 98530.141193                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 103849.673203                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 92593.283730                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 92665.700432                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 103849.673203                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 92593.283730                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 92665.700432                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       294362                       # number of writebacks
-system.cpu.l2cache.writebacks::total           294362                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206458                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       206458                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2448                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2448                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       171609                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       171609                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2448                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       378067                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       380515                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2448                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       378067                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       380515                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  16033226000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  16033226000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    229744000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    229744000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  15192569000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  15192569000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    229744000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  31225795000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  31455539000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    229744000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  31225795000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  31455539000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.265318                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.265318                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.489111                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.489111                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.097425                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.097425                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.489111                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.148869                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.149538                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.489111                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.148869                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.149538                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77658.535877                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77658.535877                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 93849.673203                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 93849.673203                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88530.141193                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88530.141193                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 93849.673203                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 82593.283730                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 82665.700432                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 93849.673203                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 82593.283730                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 82665.700432                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      5083287                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2538681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2446                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp       1766454                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2633648                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         3176                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       250480                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       778152                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       778152                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         5005                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1761449                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        13186                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7614707                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           7627893                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       523584                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    312248768                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          312772352                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      348623                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic              18839168                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples      2893229                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000845                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.029064                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2890783     99.92%     99.92% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2446      0.08%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2893229                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4884105500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7507500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3809401500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        726697                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       346182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 422342506500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp             174057                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       294362                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            51820                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            206458                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           206458                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        174057                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1107212                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1107212                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43192128                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                43192128                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            380515                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  380515    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              380515                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          2021742500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2013933750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 63271ea71..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/eon
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index 9c10deefc..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,53 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-getting pixel output filename pixels_out.cook
-opening control file chair.control.cook
-opening camera file chair.camera
-opening surfaces file chair.surfaces
-reading data
-processing 8parts
-Grid measure is 6 by 3.0001 by 6
-cell dimension is 0.863065
-Creating grid for list of length 21
-Grid size = 7 by 4 by 7
-Total occupancy = 236
-reading control stream
-reading camera stream
-Writing to chair.cook.ppm
-calculating 15 by 15 image with 196 samples
-col 0. . .
-col 1. . .
-col 2. . .
-col 3. . .
-col 4. . .
-col 5. . .
-col 6. . .
-col 7. . .
-col 8. . .
-col 9. . .
-col 10. . .
-col 11. . .
-col 12. . .
-col 13. . .
-col 14. . .
-Writing to chair.cook.ppm
-0  8  14
-1  8  14
-2  8  14
-3  8  14
-4  8  14
-5  8  14
-6  8  14
-7  8  14
-8  8  14
-9  8  14
-10  8  14
-11  8  14
-12  8  14
-13  8  14
-14  8  14
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index 6a622d0db..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,17 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28070
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/30.eon/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Eon, Version 1.1
-info: Increasing stack size by one page.
-OO-style eon Time= 0.233333
-Exiting @ tick 233641094500 because target called exit()
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 2ec97b33e..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,794 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.233641                       # Number of seconds simulated
-sim_ticks                                233641094500                       # Number of ticks simulated
-final_tick                               233641094500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 449379                       # Simulator instruction rate (inst/s)
-host_op_rate                                   449379                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              263362780                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 260228                       # Number of bytes of host memory used
-host_seconds                                   887.15                       # Real time elapsed on the host
-sim_insts                                   398664651                       # Number of instructions simulated
-sim_ops                                     398664651                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            249280                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            254592                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               503872                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       249280                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          249280                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3895                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3978                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7873                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1066936                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1089671                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2156607                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1066936                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1066936                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1066936                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1089671                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2156607                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          7873                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        7873                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   503872                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    503872                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 548                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 675                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 473                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 633                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 475                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 477                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 563                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 560                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 471                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 437                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                354                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                323                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                430                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                556                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                473                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                425                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    233641000500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    7873                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      6664                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1130                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        79                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1527                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      328.298625                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     196.524272                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     332.958390                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            522     34.18%     34.18% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          350     22.92%     57.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          181     11.85%     68.96% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          105      6.88%     75.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           64      4.19%     80.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           46      3.01%     83.04% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           30      1.96%     85.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           42      2.75%     87.75% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          187     12.25%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1527                       # Bytes accessed per row activation
-system.physmem.totQLat                      179319500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 326938250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     39365000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       22776.51                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  41526.51                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           2.16                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        2.16                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.02                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       6337                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   80.49                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     29676235.30                       # Average gap between requests
-system.physmem.pageHitRate                      80.49                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    6326040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    3347190                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  31444560                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           242168160.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy              105016230                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy               11391840                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy         673376340                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy         320465280                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        55494876360                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              56888412000                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              243.486327                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           233381065000                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE       19761500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF       102860000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF   231069881000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN    834517500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT       137354250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN   1476720250                       # Time in different power states
-system.physmem_1.actEnergy                    4641000                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2447775                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  24768660                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           215124000.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               84187860                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy               12227040                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy         535263060                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy         280836480                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        55611059460                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              56770555335                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              242.981892                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           233423818750                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE       23567500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF        91510000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF   231519465750                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN    731339000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT       101377500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN   1173834750                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                45912950                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          26702746                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            565787                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             25186743                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                18811780                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             74.689212                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 8285572                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                323                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2249876                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2235903                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            13973                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       111495                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     95338456                       # DTB read hits
-system.cpu.dtb.read_misses                        116                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 95338572                       # DTB read accesses
-system.cpu.dtb.write_hits                    73578378                       # DTB write hits
-system.cpu.dtb.write_misses                       847                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73579225                       # DTB write accesses
-system.cpu.dtb.data_hits                    168916834                       # DTB hits
-system.cpu.dtb.data_misses                        963                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168917797                       # DTB accesses
-system.cpu.itb.fetch_hits                    96959253                       # ITB hits
-system.cpu.itb.fetch_misses                      1239                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                96960492                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        467282189                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664651                       # Number of instructions committed
-system.cpu.committedOps                     398664651                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2289293                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.172118                       # CPI: cycles per instruction
-system.cpu.ipc                               0.853156                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            23123356      5.80%      5.80% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               141652555     35.53%     41.33% # Class of committed instruction
-system.cpu.op_class_0::IntMult                2124322      0.53%     41.86% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     41.86% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd              35620060      8.93%     50.80% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp               7072549      1.77%     52.57% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               2735231      0.69%     53.26% # Class of committed instruction
-system.cpu.op_class_0::FloatMult             16498021      4.14%     57.40% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     57.40% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv               1563283      0.39%     57.79% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::MemRead               46072315     11.56%     69.35% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              30396984      7.62%     76.97% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead          48682195     12.21%     89.18% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite         43123780     10.82%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                398664651                       # Class of committed instruction
-system.cpu.tickCycles                       455741730                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        11540459                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               771                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3291.586193                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           167817015                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4165                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          40292.200480                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3291.586193                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.803610                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.803610                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3394                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3113                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.828613                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         335652183                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        335652183                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     94302219                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        94302219                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73514796                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73514796                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     167817015                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        167817015                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    167817015                       # number of overall hits
-system.cpu.dcache.overall_hits::total       167817015                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1061                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1061                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         5933                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         5933                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         6994                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           6994                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         6994                       # number of overall misses
-system.cpu.dcache.overall_misses::total          6994                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     94695000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     94695000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    540363000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    540363000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    635058000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    635058000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    635058000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    635058000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     94303280                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     94303280                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520729                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520729                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    167824009                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    167824009                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    167824009                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    167824009                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000011                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000081                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000081                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000042                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000042                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89250.706880                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 89250.706880                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91077.532446                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 91077.532446                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 90800.400343                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 90800.400343                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 90800.400343                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 90800.400343                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          654                       # number of writebacks
-system.cpu.dcache.writebacks::total               654                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data           92                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2737                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         2737                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         2829                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         2829                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         2829                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         2829                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          969                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3196                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3196                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4165                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4165                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4165                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4165                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     86354000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     86354000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    303749000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    303749000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    390103000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    390103000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    390103000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    390103000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89116.615067                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89116.615067                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95040.362954                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95040.362954                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93662.184874                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 93662.184874                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93662.184874                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 93662.184874                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              3194                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1919.615846                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            96954081                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              5172                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          18745.955336                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1919.615846                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.937312                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.937312                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1978                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1287                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         193923678                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        193923678                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     96954081                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        96954081                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      96954081                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         96954081                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     96954081                       # number of overall hits
-system.cpu.icache.overall_hits::total        96954081                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         5172                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          5172                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         5172                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           5172                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         5172                       # number of overall misses
-system.cpu.icache.overall_misses::total          5172                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    373067500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    373067500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    373067500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    373067500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    373067500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    373067500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     96959253                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     96959253                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     96959253                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     96959253                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     96959253                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     96959253                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000053                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000053                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000053                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72132.153906                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 72132.153906                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 72132.153906                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 72132.153906                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 72132.153906                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 72132.153906                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         3194                       # number of writebacks
-system.cpu.icache.writebacks::total              3194                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5172                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         5172                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         5172                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         5172                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         5172                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         5172                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    367895500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    367895500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    367895500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    367895500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    367895500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    367895500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71132.153906                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71132.153906                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71132.153906                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 71132.153906                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71132.153906                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 71132.153906                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         7128.397001                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               5429                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             7873                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.689572                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  3411.799627                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  3716.597374                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.104120                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.113422                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.217541                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         7873                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         7186                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.240265                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           114289                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          114289                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          654                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          654                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         3194                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         3194                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           61                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           61                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         1277                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         1277                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         1277                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          187                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            1464                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         1277                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          187                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           1464                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3137                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3137                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3895                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3895                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          841                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          841                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3895                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3978                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7873                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3895                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3978                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7873                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    298441000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    298441000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    346727500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    346727500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     83414000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     83414000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    346727500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    381855000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    728582500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    346727500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    381855000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    728582500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          654                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          654                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         3194                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         3194                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3198                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3198                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         5172                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         5172                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          967                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          967                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         5172                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4165                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         9337                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         5172                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4165                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         9337                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.980926                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.980926                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.753094                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.753094                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.869700                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.869700                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.753094                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955102                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.843204                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.753094                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955102                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.843204                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 95135.798534                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 95135.798534                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 89018.613607                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89018.613607                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99184.304400                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99184.304400                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 89018.613607                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 95991.704374                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 92541.915407                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 89018.613607                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 95991.704374                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 92541.915407                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3137                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3137                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3895                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3895                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          841                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          841                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3895                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3978                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7873                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3895                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3978                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7873                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    267071000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    267071000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    307777500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    307777500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     75004000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     75004000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    307777500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    342075000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    649852500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    307777500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    342075000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    649852500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.980926                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.980926                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.753094                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.753094                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.869700                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.869700                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.753094                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955102                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.843204                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.753094                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955102                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.843204                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85135.798534                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 85135.798534                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79018.613607                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 79018.613607                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89184.304400                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89184.304400                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79018.613607                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 85991.704374                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 82541.915407                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79018.613607                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 85991.704374                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 82541.915407                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        13302                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         3965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp          6139                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          654                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         3194                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          117                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3198                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3198                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         5172                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          967                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        13538                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9101                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             22639                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       535424                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       308416                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             843840                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples         9337                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               9337    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           9337                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       10499000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7758000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6247500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          7873                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 233641094500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               4736                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3137                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3137                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4736                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        15746                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  15746                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       503872                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  503872                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              7873                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7873    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7873                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             9215000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           41791500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index c2a5884c8..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/eon
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index 9c10deefc..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,53 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-getting pixel output filename pixels_out.cook
-opening control file chair.control.cook
-opening camera file chair.camera
-opening surfaces file chair.surfaces
-reading data
-processing 8parts
-Grid measure is 6 by 3.0001 by 6
-cell dimension is 0.863065
-Creating grid for list of length 21
-Grid size = 7 by 4 by 7
-Total occupancy = 236
-reading control stream
-reading camera stream
-Writing to chair.cook.ppm
-calculating 15 by 15 image with 196 samples
-col 0. . .
-col 1. . .
-col 2. . .
-col 3. . .
-col 4. . .
-col 5. . .
-col 6. . .
-col 7. . .
-col 8. . .
-col 9. . .
-col 10. . .
-col 11. . .
-col 12. . .
-col 13. . .
-col 14. . .
-Writing to chair.cook.ppm
-0  8  14
-1  8  14
-2  8  14
-3  8  14
-4  8  14
-5  8  14
-6  8  14
-7  8  14
-8  8  14
-9  8  14
-10  8  14
-11  8  14
-12  8  14
-13  8  14
-14  8  14
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index ee5bfc401..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,17 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:44
-gem5 executing on e108600-lin, pid 28057
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/30.eon/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Eon, Version 1.1
-info: Increasing stack size by one page.
-OO-style eon Time= 0.050000
-Exiting @ tick 64255452000 because target called exit()
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index 54dc9e079..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1059 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.064255                       # Number of seconds simulated
-sim_ticks                                 64255452000                       # Number of ticks simulated
-final_tick                                64255452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 443081                       # Simulator instruction rate (inst/s)
-host_op_rate                                   443081                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               75804731                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 261252                       # Number of bytes of host memory used
-host_seconds                                   847.64                       # Real time elapsed on the host
-sim_insts                                   375574794                       # Number of instructions simulated
-sim_ops                                     375574794                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            220800                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            255296                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               476096                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       220800                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          220800                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3450                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3989                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7439                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              3436284                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              3973141                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 7409426                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         3436284                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            3436284                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             3436284                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             3973141                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7409426                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          7439                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        7439                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   476096                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    476096                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 524                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 651                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 450                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 600                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 446                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 454                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 513                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 524                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 438                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 408                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                339                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                306                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                414                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                540                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                452                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                380                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     64255349500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    7439                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      3982                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      2008                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       898                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       438                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       111                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1349                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      351.644181                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     209.715239                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     347.080632                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            429     31.80%     31.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          311     23.05%     54.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          151     11.19%     66.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           87      6.45%     72.50% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           68      5.04%     77.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           39      2.89%     80.43% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           38      2.82%     83.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           30      2.22%     85.47% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          196     14.53%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1349                       # Bytes accessed per row activation
-system.physmem.totQLat                      165053250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 304534500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     37195000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       22187.56                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  40937.56                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           7.41                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        7.41                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.06                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.05                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       6085                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.80                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      8637632.68                       # Average gap between requests
-system.physmem.pageHitRate                      81.80                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    5454960                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    2880405                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  29716680                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           128459760.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy               63558420                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                5463840                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy         397888500                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy         152192640                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        15095921460                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              15881536665                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              247.162475                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime            64101767750                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE        8572500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF        54520000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF    62832935750                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN    396328750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT        90536500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN    872558500                       # Time in different power states
-system.physmem_1.actEnergy                    4212600                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2239050                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  23397780                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           172713840.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               67790100                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy               10409760                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy         394655460                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy         234464640                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        15065735460                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              15975618690                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              248.626662                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime            64079571000                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE       20607500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF        73504000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF    62603628000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN    610590500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT        81643000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN    865479000                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                47858833                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          27887840                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            573531                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             23350857                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                19575248                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             83.830962                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 8687752                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               1405                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2338807                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2307668                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            31139                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       111329                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     98831063                       # DTB read hits
-system.cpu.dtb.read_misses                      28342                       # DTB read misses
-system.cpu.dtb.read_acv                           849                       # DTB read access violations
-system.cpu.dtb.read_accesses                 98859405                       # DTB read accesses
-system.cpu.dtb.write_hits                    75501441                       # DTB write hits
-system.cpu.dtb.write_misses                      1449                       # DTB write misses
-system.cpu.dtb.write_acv                            3                       # DTB write access violations
-system.cpu.dtb.write_accesses                75502890                       # DTB write accesses
-system.cpu.dtb.data_hits                    174332504                       # DTB hits
-system.cpu.dtb.data_misses                      29791                       # DTB misses
-system.cpu.dtb.data_acv                           852                       # DTB access violations
-system.cpu.dtb.data_accesses                174362295                       # DTB accesses
-system.cpu.itb.fetch_hits                    46958874                       # ITB hits
-system.cpu.itb.fetch_misses                       432                       # ITB misses
-system.cpu.itb.fetch_acv                            5                       # ITB acv
-system.cpu.itb.fetch_accesses                46959306                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        128510907                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           47429437                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      424837073                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    47858833                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           30570668                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      80085665                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1247776                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                         13                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                  297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles         13295                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  46958874                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                226146                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          128152674                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.315086                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.349633                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 53168247     41.49%     41.49% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  4330315      3.38%     44.87% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  6713619      5.24%     50.11% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  5107106      3.99%     54.09% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                 10970093      8.56%     62.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  7524949      5.87%     68.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  5303300      4.14%     72.66% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  1847075      1.44%     74.10% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 33187970     25.90%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            128152674                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.372411                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        3.305844                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 42097840                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              13659925                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  67904561                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               3870622                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 619726                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              8883416                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                  4205                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              421920314                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 13831                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 619726                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 43662514                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 3075430                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         529984                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  70109441                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              10155579                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              419899923                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                443686                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2538434                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                2849903                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                3565226                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           273976095                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             552171720                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        393714640                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups         158457079                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             259532319                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 14443776                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts              37564                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            298                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  15805009                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             99734698                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            76520876                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          11857010                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          9264279                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  392184083                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 290                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 389210637                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            196187                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        16609578                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined      7664570                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     128152674                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         3.037086                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.181467                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            17313559     13.51%     13.51% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            19411245     15.15%     28.66% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            22012922     17.18%     45.83% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            17948678     14.01%     59.84% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            19074074     14.88%     74.72% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            13271943     10.36%     85.08% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             8797733      6.87%     91.95% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             6095055      4.76%     96.70% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             4227465      3.30%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       128152674                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  253970      1.29%      1.29% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      2      0.00%      1.29% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.29% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                138834      0.71%      2.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                 79013      0.40%      2.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                  3594      0.02%      2.42% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult              3443745     17.54%     19.96% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.96% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv               1647907      8.39%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                3789083     19.30%     47.66% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               1973005     10.05%     57.71% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead           5150981     26.24%     83.95% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite          3150937     16.05%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass             33581      0.01%      0.01% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             146989472     37.77%     37.77% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult              2128309      0.55%     38.32% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     38.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd            36418443      9.36%     47.68% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp             7355119      1.89%     49.57% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             2800065      0.72%     50.29% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult           16556449      4.25%     54.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv             1584163      0.41%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             48929897     12.57%     67.52% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            31583157      8.11%     75.63% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead        50573051     12.99%     88.63% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite       44258931     11.37%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              389210637                       # Type of FU issued
-system.cpu.iq.rate                           3.028619                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    19631071                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.050438                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          593561800                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         242185048                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    227933309                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads           332839406                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes          166679024                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses    158288157                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              235646895                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses               173161232                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         19364531                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      4980212                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        92962                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        70485                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      3000148                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads       382479                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          3666                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 619726                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 1854972                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                162334                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           415907776                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            109026                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              99734698                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             76520876                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                290                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   8920                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                152322                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          70485                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         412161                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       230865                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               643026                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             387624331                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              98860283                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           1586306                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      23723403                       # number of nop insts executed
-system.cpu.iew.exec_refs                    174363211                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 45864022                       # Number of branches executed
-system.cpu.iew.exec_stores                   75502928                       # Number of stores executed
-system.cpu.iew.exec_rate                     3.016276                       # Inst execution rate
-system.cpu.iew.wb_sent                      386484413                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     386221466                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 192314001                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 273852153                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       3.005359                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.702255                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        17244606                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            569369                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    125687681                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     3.171867                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     3.248348                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     42136978     33.53%     33.53% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     17569311     13.98%     47.50% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      8725420      6.94%     54.45% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      9050963      7.20%     61.65% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      6228783      4.96%     66.60% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      4113989      3.27%     69.88% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      4743327      3.77%     73.65% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      2404790      1.91%     75.56% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     30714120     24.44%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    125687681                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            398664569                       # Number of instructions committed
-system.cpu.commit.committedOps              398664569                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      168275214                       # Number of memory references committed
-system.cpu.commit.loads                      94754486                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   44587530                       # Number of branches committed
-system.cpu.commit.fp_insts                  155295106                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 316365825                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              8007752                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     23123356      5.80%      5.80% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        141652533     35.53%     41.33% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult         2124322      0.53%     41.86% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     41.86% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd       35620060      8.93%     50.80% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp        7072549      1.77%     52.57% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        2735231      0.69%     53.26% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult      16498021      4.14%     57.40% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.40% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv        1563283      0.39%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        46072297     11.56%     69.35% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       30396955      7.62%     76.97% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead     48682189     12.21%     89.18% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite     43123773     10.82%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         398664569                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              30714120                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    510879759                       # The number of ROB reads
-system.cpu.rob.rob_writes                   834289662                       # The number of ROB writes
-system.cpu.timesIdled                            3136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          358233                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   375574794                       # Number of Instructions Simulated
-system.cpu.committedOps                     375574794                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.342171                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.342171                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               2.922513                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         2.922513                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                385452576                       # number of integer regfile reads
-system.cpu.int_regfile_writes               165252743                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                 154537274                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                102070951                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                  350572                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               774                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3291.451205                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           152580730                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4174                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          36555.038333                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3291.451205                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.803577                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.803577                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3400                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3116                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         305207642                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        305207642                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     79079190                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        79079190                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73501534                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73501534                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     152580724                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        152580724                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    152580724                       # number of overall hits
-system.cpu.dcache.overall_hits::total       152580724                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1810                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1810                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        19194                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        19194                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data        21004                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total          21004                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data        21004                       # number of overall misses
-system.cpu.dcache.overall_misses::total         21004                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data    137671000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total    137671000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   1331646003                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   1331646003                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data   1469317003                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   1469317003                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data   1469317003                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   1469317003                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     79081000                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     79081000                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520728                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520728                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    152601728                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    152601728                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    152601728                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    152601728                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000023                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000261                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000261                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000138                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000138                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76061.325967                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 76061.325967                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69378.243357                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 69378.243357                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 69954.151733                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 69954.151733                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 69954.151733                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 69954.151733                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        57813                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               689                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.908563                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          655                       # number of writebacks
-system.cpu.dcache.writebacks::total               655                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          824                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          824                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16006                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        16006                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        16830                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        16830                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        16830                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        16830                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          986                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3188                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3188                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4174                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4174                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4174                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4174                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     83512000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     83512000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    299984000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    299984000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    383496000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    383496000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    383496000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    383496000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84697.768763                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84697.768763                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94097.867001                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94097.867001                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91877.335889                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 91877.335889                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91877.335889                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 91877.335889                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              2132                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1829.599220                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            46953196                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              4059                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          11567.675782                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1829.599220                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.893359                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.893359                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1927                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1342                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.940918                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          93921805                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         93921805                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     46953196                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        46953196                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      46953196                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         46953196                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     46953196                       # number of overall hits
-system.cpu.icache.overall_hits::total        46953196                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         5677                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          5677                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         5677                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           5677                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         5677                       # number of overall misses
-system.cpu.icache.overall_misses::total          5677                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    436957499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    436957499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    436957499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    436957499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    436957499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    436957499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     46958873                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     46958873                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     46958873                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     46958873                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     46958873                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     46958873                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000121                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000121                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000121                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76969.790206                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 76969.790206                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 76969.790206                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 76969.790206                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 76969.790206                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 76969.790206                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          896                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    59.733333                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         2132                       # number of writebacks
-system.cpu.icache.writebacks::total              2132                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1618                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         1618                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         1618                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         1618                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         1618                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         1618                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4059                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         4059                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         4059                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         4059                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         4059                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         4059                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    323146500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    323146500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    323146500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    323146500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    323146500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    323146500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79612.342942                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79612.342942                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79612.342942                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 79612.342942                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79612.342942                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 79612.342942                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         6685.408988                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               3700                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             7439                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.497379                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2964.630490                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  3720.778498                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.090473                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.113549                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.204022                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         7439                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         6755                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.227020                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            96551                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           96551                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          655                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          655                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         2132                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         2132                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst          609                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total          609                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          125                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          125                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst          609                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          185                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total             794                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst          609                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          185                       # number of overall hits
-system.cpu.l2cache.overall_hits::total            794                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3128                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3128                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3450                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3450                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          861                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          861                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3450                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3989                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7439                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3450                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3989                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7439                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    294472000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    294472000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    310569500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    310569500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     80627500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     80627500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    310569500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    375099500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    685669000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    310569500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    375099500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    685669000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          655                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          655                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         2132                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         2132                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4059                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         4059                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          986                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          986                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         4059                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4174                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         8233                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         4059                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4174                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         8233                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.981179                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.981179                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.849963                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.849963                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.873225                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.873225                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.849963                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955678                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.903559                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.849963                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955678                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.903559                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 94140.664962                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 94140.664962                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 90020.144928                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 90020.144928                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 93644.018583                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 93644.018583                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 90020.144928                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 94033.467034                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 92172.200565                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 90020.144928                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 94033.467034                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 92172.200565                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3128                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3128                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3450                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3450                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          861                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          861                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3450                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3989                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7439                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3450                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3989                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7439                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    263192000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    263192000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    276069500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    276069500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     72017500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     72017500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    276069500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    335209500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    611279000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    276069500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    335209500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    611279000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.981179                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.981179                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.849963                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.849963                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.873225                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.873225                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.849963                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955678                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.903559                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.849963                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955678                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.903559                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 84140.664962                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 84140.664962                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80020.144928                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 80020.144928                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83644.018583                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83644.018583                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80020.144928                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 84033.467034                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 82172.200565                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80020.144928                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 84033.467034                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 82172.200565                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        11139                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         2906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp          5045                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          655                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         2132                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          119                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         4059                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          986                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        10250                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9122                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             19372                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       396224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       309056                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             705280                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples         8233                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               8233    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           8233                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        8356500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       6088500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6261000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          7439                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  64255452000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               4311                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3128                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3128                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4311                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        14878                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  14878                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       476096                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  476096                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              7439                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7439    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7439                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             9229500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           39165500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index 7b7341967..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/eon
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simerr b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 870cfd899..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,52 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-getting pixel output filename pixels_out.cook
-opening control file chair.control.cook
-opening camera file chair.camera
-opening surfaces file chair.surfaces
-reading data
-processing 8parts
-Grid measure is 6 by 3.0001 by 6
-cell dimension is 0.863065
-Creating grid for list of length 21
-Grid size = 7 by 4 by 7
-Total occupancy = 236
-reading control stream
-reading camera stream
-Writing to chair.cook.ppm
-calculating 15 by 15 image with 196 samples
-col 0. . .
-col 1. . .
-col 2. . .
-col 3. . .
-col 4. . .
-col 5. . .
-col 6. . .
-col 7. . .
-col 8. . .
-col 9. . .
-col 10. . .
-col 11. . .
-col 12. . .
-col 13. . .
-col 14. . .
-Writing to chair.cook.ppm
-0  8  14
-1  8  14
-2  8  14
-3  8  14
-4  8  14
-5  8  14
-6  8  14
-7  8  14
-8  8  14
-9  8  14
-10  8  14
-11  8  14
-12  8  14
-13  8  14
-14  8  14
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index 1c6cb75e4..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,17 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:28
-gem5 executing on e108600-lin, pid 4302
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/30.eon/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Eon, Version 1.1
-info: Increasing stack size by one page.
-OO-style eon Time= 0.566667
-Exiting @ tick 567385356500 because target called exit()
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index 6d86d3450..000000000
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,555 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.567393                       # Number of seconds simulated
-sim_ticks                                567392530500                       # Number of ticks simulated
-final_tick                               567392530500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1833225                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1833225                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2609105944                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 258692                       # Number of bytes of host memory used
-host_seconds                                   217.47                       # Real time elapsed on the host
-sim_insts                                   398664609                       # Number of instructions simulated
-sim_ops                                     398664609                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            205120                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            254016                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               459136                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       205120                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          205120                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3205                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3969                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7174                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               361513                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               447690                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  809203                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          361513                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             361513                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              361513                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              447690                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                 809203                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     94754490                       # DTB read hits
-system.cpu.dtb.read_misses                         21                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 94754511                       # DTB read accesses
-system.cpu.dtb.write_hits                    73520730                       # DTB write hits
-system.cpu.dtb.write_misses                        35                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73520765                       # DTB write accesses
-system.cpu.dtb.data_hits                    168275220                       # DTB hits
-system.cpu.dtb.data_misses                         56                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168275276                       # DTB accesses
-system.cpu.itb.fetch_hits                   398664666                       # ITB hits
-system.cpu.itb.fetch_misses                       173                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               398664839                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       1134785061                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664609                       # Number of instructions committed
-system.cpu.committedOps                     398664609                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             316365921                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              155295119                       # Number of float alu accesses
-system.cpu.num_func_calls                    16015498                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     25997790                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    316365921                       # number of integer instructions
-system.cpu.num_fp_insts                     155295119                       # number of float instructions
-system.cpu.num_int_register_reads           372938779                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          159335870                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            151776196                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           100196481                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     168275276                       # number of memory refs
-system.cpu.num_load_insts                    94754511                       # Number of load instructions
-system.cpu.num_store_insts                   73520765                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 1134785061                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          44587535                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              23123356      5.80%      5.80% # Class of executed instruction
-system.cpu.op_class::IntAlu                 141652567     35.53%     41.33% # Class of executed instruction
-system.cpu.op_class::IntMult                  2124322      0.53%     41.86% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     41.86% # Class of executed instruction
-system.cpu.op_class::FloatAdd                35620060      8.93%     50.80% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 7072549      1.77%     52.57% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2735231      0.69%     53.26% # Class of executed instruction
-system.cpu.op_class::FloatMult               16498021      4.14%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                 1563283      0.39%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::MemRead                 46072316     11.56%     69.35% # Class of executed instruction
-system.cpu.op_class::MemWrite                30396985      7.62%     76.97% # Class of executed instruction
-system.cpu.op_class::FloatMemRead            48682195     12.21%     89.18% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite           43123780     10.82%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  398664665                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               764                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3288.789389                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           168271068                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4152                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          40527.713873                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3288.789389                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.802927                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.802927                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3388                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3112                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         336554592                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        336554592                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     94753540                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        94753540                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73517528                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73517528                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     168271068                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        168271068                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    168271068                       # number of overall hits
-system.cpu.dcache.overall_hits::total       168271068                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          950                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           950                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         3202                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         4152                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           4152                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         4152                       # number of overall misses
-system.cpu.dcache.overall_misses::total          4152                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     53715500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     53715500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    198735000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    198735000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    252450500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    252450500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    252450500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    252450500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     94754490                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     94754490                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    168275220                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    168275220                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    168275220                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    168275220                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000044                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000044                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56542.631579                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 56542.631579                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62065.896315                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 62065.896315                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 60802.143545                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 60802.143545                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 60802.143545                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 60802.143545                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          649                       # number of writebacks
-system.cpu.dcache.writebacks::total               649                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          950                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3202                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3202                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4152                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4152                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4152                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4152                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     52765500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     52765500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    195533000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    195533000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    248298500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    248298500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    248298500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    248298500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55542.631579                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55542.631579                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61065.896315                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61065.896315                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59802.143545                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 59802.143545                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59802.143545                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 59802.143545                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              1769                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1795.076643                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           398660993                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              3673                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          108538.250204                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1795.076643                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.876502                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.876502                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1904                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1375                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         797333005                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        797333005                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    398660993                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       398660993                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     398660993                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        398660993                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    398660993                       # number of overall hits
-system.cpu.icache.overall_hits::total       398660993                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         3673                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          3673                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         3673                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           3673                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         3673                       # number of overall misses
-system.cpu.icache.overall_misses::total          3673                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    208020000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    208020000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    208020000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    208020000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    208020000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    208020000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    398664666                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    398664666                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    398664666                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    398664666                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    398664666                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    398664666                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56634.903349                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 56634.903349                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 56634.903349                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 56634.903349                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 56634.903349                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 56634.903349                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         1769                       # number of writebacks
-system.cpu.icache.writebacks::total              1769                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3673                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         3673                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         3673                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         3673                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         3673                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         3673                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    204347000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    204347000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    204347000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    204347000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    204347000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    204347000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55634.903349                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55634.903349                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55634.903349                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 55634.903349                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55634.903349                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 55634.903349                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         6481.659208                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               3184                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             7174                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.443825                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2770.348214                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  3711.310994                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.084544                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.113260                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.197805                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         7174                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         6535                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.218933                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            90038                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           90038                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          649                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          649                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         1769                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         1769                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst          468                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total          468                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          123                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          123                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst          468                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          183                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total             651                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst          468                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          183                       # number of overall hits
-system.cpu.l2cache.overall_hits::total            651                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3142                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3142                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3205                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3205                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          827                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          827                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3205                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3969                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7174                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3205                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3969                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7174                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    190095000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    190095000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    193914000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    193914000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     50040500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     50040500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    193914000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    240135500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    434049500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    193914000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    240135500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    434049500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          649                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          649                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         1769                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         1769                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3202                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3202                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         3673                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         3673                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          950                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          950                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         3673                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4152                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         7825                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         3673                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4152                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         7825                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.981262                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.981262                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.872584                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.872584                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.870526                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.870526                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.872584                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955925                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.916805                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.872584                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955925                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.916805                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60501.273074                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60501.273074                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60503.588144                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60503.588144                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60508.464329                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60508.464329                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60503.588144                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60502.771479                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60503.136326                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60503.588144                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60502.771479                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60503.136326                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3142                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3142                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3205                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3205                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          827                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          827                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3205                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3969                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7174                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3205                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3969                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7174                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    158675000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    158675000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    161864000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    161864000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     41770500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     41770500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    161864000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    200445500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    362309500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    161864000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    200445500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    362309500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.981262                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.981262                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.872584                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.870526                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.870526                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955925                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.916805                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955925                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.916805                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50501.273074                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50501.273074                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50503.588144                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50503.588144                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50508.464329                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50508.464329                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50503.588144                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50502.771479                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50503.136326                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50503.588144                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50502.771479                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50503.136326                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        10358                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         2533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp          4623                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          649                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         1769                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          115                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         3673                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          950                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         9115                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9068                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             18183                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       348288                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       307264                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             655552                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples         7825                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               7825    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           7825                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        7597000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       5509500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6228000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          7174                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 567392530500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               4032                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3142                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3142                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4032                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        14348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  14348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       459136                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  459136                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              7174                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7174    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7174                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             7196500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           35870000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 1dc6d91c8..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=perlbmk -I. -I lib mdred.makerand.pl
-cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/perlbmk
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index 8954fa36f..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,8 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index c97afb693..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,653 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:44
-gem5 executing on e108600-lin, pid 28059
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/40.perlbmk/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-637000: 2581848540
-636000: 4117852332
-635000: 329081094
-634000: 545393176
-633000: 3107247613
-632000: 897887463
-631000: 806367477
-630000: 1682157095
-629000: 1188376072
-628000: 4076707785
-627000: 3521684454
-626000: 3144526095
-625000: 1399223384
-624000: 3380494826
-623000: 4086509498
-622000: 1473819475
-621000: 638751284
-620000: 3149483163
-619000: 1489851375
-618000: 1447059134
-617000: 136329498
-616000: 1288452788
-615000: 3949816816
-614000: 318984246
-613000: 1019963195
-612000: 2875280299
-611000: 2997394777
-610000: 4014932807
-609000: 2291235006
-608000: 355450951
-607000: 201970399
-606000: 3626124461
-605000: 2207253273
-604000: 2243886712
-603000: 46791684
-602000: 3176322294
-601000: 1120582847
-600000: 411705454
-599000: 3162380308
-598000: 2732375303
-597000: 1376844609
-596000: 3003023122
-595000: 3869968535
-594000: 1327286554
-593000: 160655029
-592000: 2038558826
-591000: 3948772976
-590000: 439262378
-589000: 329537197
-588000: 3678661972
-587000: 4240182727
-586000: 2283602206
-585000: 1129811410
-584000: 2831949168
-583000: 1224559023
-582000: 3161562107
-581000: 2695467835
-580000: 1234192577
-579000: 1974816198
-578000: 449576701
-577000: 1424873035
-576000: 2370444290
-575000: 1743089134
-574000: 2624046998
-573000: 2071148441
-572000: 2449219691
-571000: 3774476172
-570000: 1111630327
-569000: 121721805
-568000: 2981212266
-567000: 3811833647
-566000: 3676851843
-565000: 1766252334
-564000: 1622887950
-563000: 1684409857
-562000: 1686489387
-561000: 610219569
-560000: 2705092362
-559000: 108031723
-558000: 1316736987
-557000: 2434129258
-556000: 1411819652
-555000: 1173886179
-554000: 3044539233
-553000: 151590417
-552000: 3759426289
-551000: 3451520306
-550000: 294242855
-549000: 890241051
-548000: 876385779
-547000: 119864600
-546000: 3065674956
-545000: 1670853168
-544000: 997261561
-543000: 660227344
-542000: 3132294889
-541000: 521956271
-540000: 1133928405
-539000: 3838154786
-538000: 58624572
-537000: 3544030439
-536000: 432804999
-535000: 1021857051
-534000: 2644812356
-533000: 773094580
-532000: 901027171
-531000: 3976696839
-530000: 4167278216
-529000: 504481120
-528000: 320399857
-527000: 638048690
-526000: 3348998474
-525000: 2660662065
-524000: 2641437803
-523000: 626927006
-522000: 4063917554
-521000: 3212249308
-520000: 2561025301
-519000: 1078140141
-518000: 653939181
-517000: 2154098204
-516000: 3773089676
-515000: 2568381435
-514000: 3838886937
-513000: 941125346
-512000: 1318900410
-511000: 297013287
-510000: 241723934
-509000: 1835499795
-508000: 2309451230
-507000: 1174814430
-506000: 3615943386
-505000: 51034971
-504000: 3950453295
-503000: 4186097241
-502000: 327518343
-501000: 3052462710
-500000: 1586937404
-499000: 2169094819
-498000: 3613195151
-497000: 817359591
-496000: 1470916579
-495000: 2091261583
-494000: 2080080890
-493000: 1772858697
-492000: 2085609872
-491000: 3280632925
-490000: 1689322569
-489000: 2947406469
-488000: 765163324
-487000: 3122594732
-486000: 3385418480
-485000: 1712345567
-484000: 3675825158
-483000: 1558929764
-482000: 2672493410
-481000: 3822528440
-480000: 3741769935
-479000: 2794026235
-478000: 2541364185
-477000: 3964482316
-476000: 1202478165
-475000: 4027617791
-474000: 1905026738
-473000: 2573787636
-472000: 1170529797
-471000: 2272525618
-470000: 820833429
-469000: 3219769529
-468000: 2121197441
-467000: 269331764
-466000: 3038487237
-465000: 2462675338
-464000: 2703163101
-463000: 547052037
-462000: 3454526671
-461000: 2124641794
-460000: 1043737466
-459000: 1785834964
-458000: 3312335313
-457000: 1213835042
-456000: 3099430685
-455000: 3003350806
-454000: 3646781335
-453000: 1474165966
-452000: 705795987
-451000: 2723908407
-450000: 1323056304
-449000: 1157256530
-448000: 4077983523
-447000: 3189085703
-446000: 2241002747
-445000: 3229050072
-444000: 3500150226
-443000: 1290722604
-442000: 1866107725
-441000: 4238277470
-440000: 847346408
-439000: 2474557496
-438000: 2243092317
-437000: 706909230
-436000: 1303503693
-435000: 1456129560
-434000: 1073061079
-433000: 692226634
-432000: 186498656
-431000: 2203415525
-430000: 2183000701
-429000: 1007776545
-428000: 941117387
-427000: 3805851413
-426000: 1474193180
-425000: 4231673903
-424000: 2622576664
-423000: 388097625
-422000: 1165097488
-421000: 3226044518
-420000: 2531461570
-419000: 1509806310
-418000: 2667519114
-417000: 1751592438
-416000: 1286773513
-415000: 1098182293
-414000: 2111912709
-413000: 1230737431
-412000: 4090873946
-411000: 3998652133
-410000: 2486660396
-409000: 2120483596
-408000: 587404533
-407000: 188697995
-406000: 3265346093
-405000: 4234961905
-404000: 1211873901
-403000: 4265173305
-402000: 2208355316
-401000: 3315952806
-400000: 3917328941
-399000: 2523594649
-398000: 3805986783
-397000: 2624925960
-396000: 3716020189
-395000: 2016201122
-394000: 912930261
-393000: 596904160
-392000: 3571173642
-391000: 2290782861
-390000: 1162492227
-389000: 1738718380
-388000: 2599667355
-387000: 2382332909
-386000: 1471269037
-385000: 2238392684
-384000: 4034826126
-383000: 1378654892
-382000: 3702601850
-381000: 397206179
-380000: 2437704230
-379000: 4187604139
-378000: 779452169
-377000: 2010372403
-376000: 531902409
-375000: 1371470602
-374000: 4137796987
-373000: 567426549
-372000: 3082742955
-371000: 2271575596
-370000: 759731212
-369000: 4063369437
-368000: 299356452
-367000: 536656228
-366000: 3014961694
-365000: 3016542135
-364000: 2841873124
-363000: 524434057
-362000: 2887828889
-361000: 3865529589
-360000: 671363647
-359000: 3104594256
-358000: 1502485940
-357000: 1776624159
-356000: 4222478488
-355000: 4127624139
-354000: 2439477793
-353000: 1593794891
-352000: 591275342
-351000: 2177291538
-350000: 1923444781
-349000: 758084193
-348000: 775471359
-347000: 191356974
-346000: 494488375
-345000: 1990489399
-344000: 124118372
-343000: 2046377904
-342000: 1395427716
-341000: 1342299790
-340000: 38145994
-339000: 2291884417
-338000: 351940574
-337000: 3984301480
-336000: 2468666235
-335000: 371500747
-334000: 969922131
-333000: 240854580
-332000: 1644465214
-331000: 1539846168
-330000: 940087216
-329000: 1491329232
-328000: 2281687201
-327000: 3030170550
-326000: 3648503863
-325000: 2037898355
-324000: 174369956
-323000: 2433605668
-322000: 2334905107
-321000: 1597704047
-320000: 302297707
-319000: 3209203690
-318000: 3894539879
-317000: 2868907580
-316000: 2808087076
-315000: 4034586233
-314000: 3694191694
-313000: 2001671958
-312000: 559582279
-311000: 3043016195
-310000: 2785098502
-309000: 4104602138
-308000: 966154914
-307000: 2446376687
-306000: 789956605
-305000: 1708137092
-304000: 1733063901
-303000: 2924555399
-302000: 971356234
-301000: 481382543
-300000: 2647080988
-299000: 4065744916
-298000: 921140
-297000: 654346784
-296000: 485492098
-295000: 217516816
-294000: 4050820137
-293000: 534726686
-292000: 1686691079
-291000: 1316587195
-290000: 3746020838
-289000: 1641967381
-288000: 3492475215
-287000: 3154885393
-286000: 3686450617
-285000: 3589739293
-284000: 3558041700
-283000: 4130142319
-282000: 3132446063
-281000: 982677436
-280000: 799322395
-279000: 151715214
-278000: 3765942871
-277000: 1712470933
-276000: 3807622752
-275000: 4163730108
-274000: 1633425299
-273000: 1654241631
-272000: 1131025394
-271000: 1375475855
-270000: 553294237
-269000: 4091487177
-268000: 2841855980
-267000: 2997369904
-266000: 454385594
-265000: 3757482634
-264000: 3856197465
-263000: 1084605457
-262000: 2552759023
-261000: 3786548799
-260000: 272762545
-259000: 2670277860
-258000: 76233700
-257000: 476168167
-256000: 8969192
-255000: 1998841030
-254000: 1240074303
-253000: 1771564446
-252000: 710374418
-251000: 821383716
-250000: 3157726088
-249000: 3083379502
-248000: 2563632690
-247000: 33723341
-246000: 3303336748
-245000: 4110677892
-244000: 3811702913
-243000: 53856215
-242000: 243571468
-241000: 52177779
-240000: 46805590
-239000: 1622010618
-238000: 1321640849
-237000: 3106837291
-236000: 4102944642
-235000: 137904396
-234000: 339510135
-233000: 88415957
-232000: 3157666382
-231000: 2571005912
-230000: 3586247649
-229000: 4172761781
-228000: 2463305780
-227000: 956927307
-226000: 2169861547
-225000: 1751989251
-224000: 673059158
-223000: 2782464516
-222000: 3741392140
-221000: 2856154963
-220000: 3778376854
-219000: 1538476717
-218000: 2879698522
-217000: 3734645735
-216000: 1899042577
-215000: 371356008
-214000: 2416663698
-213000: 1595919347
-212000: 2816045438
-211000: 132438808
-210000: 1098603890
-209000: 834913667
-208000: 2707567283
-207000: 3154122448
-206000: 3696516104
-205000: 1427952551
-204000: 280496321
-203000: 1185678745
-202000: 3461951699
-201000: 1369208434
-200000: 3900136261
-199000: 870818876
-198000: 327248310
-197000: 3116959470
-196000: 1544241188
-195000: 1568248814
-194000: 2978831302
-193000: 205660429
-192000: 1704239501
-191000: 3570135474
-190000: 3878512103
-189000: 1212729210
-188000: 1873588815
-187000: 324853813
-186000: 432676298
-185000: 1641364437
-184000: 1568401301
-183000: 525792402
-182000: 861154382
-181000: 2357325066
-180000: 3626762590
-179000: 4172125462
-178000: 2108738993
-177000: 2084782857
-176000: 3956924509
-175000: 17183073
-174000: 3676839474
-173000: 458250029
-172000: 2635215219
-171000: 1801029767
-170000: 3602628987
-169000: 370704281
-168000: 177963345
-167000: 924067814
-166000: 3577678376
-165000: 3717789117
-164000: 3285809386
-163000: 3738962897
-162000: 3172510171
-161000: 417992786
-160000: 2591600214
-159000: 3315096579
-158000: 3590763949
-157000: 198872871
-156000: 2960653534
-155000: 2246563682
-154000: 2304045306
-153000: 2647353543
-152000: 2043381015
-151000: 3952056867
-150000: 2644058641
-149000: 3477151018
-148000: 1740210241
-147000: 3314851112
-146000: 1604832482
-145000: 2572410736
-144000: 1965059167
-143000: 889666293
-142000: 1024747903
-141000: 226685285
-140000: 3149168519
-139000: 403638872
-138000: 1725889104
-137000: 1417402331
-136000: 422304488
-135000: 2595894054
-134000: 4266597695
-133000: 1116326556
-132000: 3537080833
-131000: 2181246909
-130000: 1241997223
-129000: 628191304
-128000: 3074132403
-127000: 2112958836
-126000: 1371260930
-125000: 2272975771
-124000: 1379085607
-123000: 1998991877
-122000: 2760271255
-121000: 3784187756
-120000: 311188417
-119000: 1123593459
-118000: 1249155194
-117000: 908703020
-116000: 3765244393
-115000: 3040869794
-114000: 437536659
-113000: 3343598822
-112000: 2419089776
-111000: 1263143640
-110000: 1384687523
-109000: 1727931349
-108000: 2861733388
-107000: 963829093
-106000: 431354627
-105000: 3568623360
-104000: 2957399361
-103000: 1071045618
-102000: 3968457714
-101000: 3448338394
-100000: 2586060251
-99000: 3401651822
-98000: 1579089478
-97000: 3722618916
-96000: 759319595
-95000: 1269278712
-94000: 150489448
-93000: 390013662
-92000: 3663029784
-91000: 555197170
-90000: 166476858
-89000: 1658807720
-88000: 3430520531
-87000: 2946861093
-86000: 3000600326
-85000: 300034452
-84000: 2813719249
-83000: 3009927425
-82000: 1127728469
-81000: 2667791855
-80000: 2632316050
-79000: 2180301200
-78000: 418999983
-77000: 4254858933
-76000: 2728734498
-75000: 1863202698
-74000: 4226419921
-73000: 1917572494
-72000: 3117082625
-71000: 1032601538
-70000: 2992135524
-69000: 670119660
-68000: 638731522
-67000: 1460114012
-66000: 1232274665
-65000: 3667669961
-64000: 191277965
-63000: 3868442802
-62000: 700664540
-61000: 2271087482
-60000: 3274078227
-59000: 159900296
-58000: 2778747772
-57000: 2788477153
-56000: 3965957780
-55000: 2276993918
-54000: 1986966104
-53000: 3416414682
-52000: 2162594060
-51000: 2947744069
-50000: 4024793290
-49000: 631161701
-48000: 728285173
-47000: 1487641693
-46000: 4049519424
-45000: 613160608
-44000: 1566126172
-43000: 3731725133
-42000: 2746368727
-41000: 4168967735
-40000: 1319649932
-39000: 2964978784
-38000: 967937134
-37000: 3116555742
-36000: 2279790642
-35000: 2852914953
-34000: 1040410911
-33000: 226200467
-32000: 1765748697
-31000: 1418838964
-30000: 1362983292
-29000: 2877029789
-28000: 583076938
-27000: 2797138728
-26000: 3033567067
-25000: 3902265889
-24000: 3287868661
-23000: 2411740885
-22000: 2747756860
-21000: 1889759908
-20000: 2975722149
-19000: 3027693370
-18000: 2418258302
-17000: 490864179
-16000: 1944489573
-15000: 4212838860
-14000: 1782397962
-13000: 1981080238
-12000: 1213651424
-11000: 1407527546
-10000: 661520991
-9000: 143129551
-8000: 3293448370
-7000: 764314400
-6000: 2246553770
-5000: 2459308892
-4000: 3776833152
-3000: 2208260083
-2000: 2845746745
-1000: 2068042552
-0: 290958364
-Exiting @ tick 521167228000 because target called exit()
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 42592acc9..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,829 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.521167                       # Number of seconds simulated
-sim_ticks                                521167228000                       # Number of ticks simulated
-final_tick                               521167228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 492017                       # Simulator instruction rate (inst/s)
-host_op_rate                                   492017                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              276083455                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 263220                       # Number of bytes of host memory used
-host_seconds                                  1887.72                       # Real time elapsed on the host
-sim_insts                                   928789150                       # Number of instructions simulated
-sim_ops                                     928789150                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            185984                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18520896                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18706880                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       185984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          185984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267712                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267712                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2906                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289389                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                292295                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66683                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66683                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               356861                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             35537338                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                35894199                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          356861                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             356861                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           8188757                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                8188757                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           8188757                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              356861                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            35537338                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               44082956                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        292295                       # Number of read requests accepted
-system.physmem.writeReqs                        66683                       # Number of write requests accepted
-system.physmem.readBursts                      292295                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66683                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 18686976                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     19904                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4265856                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  18706880                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4267712                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      311                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               18028                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               18369                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               18396                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               18341                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18255                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               18258                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               18325                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               18297                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               18227                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               18235                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              18232                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              18375                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              18268                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              18134                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              18057                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              18187                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4123                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4164                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4221                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4157                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4141                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4097                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4260                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4224                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4233                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4192                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4150                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4241                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4098                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4100                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4157                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    521167139500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  292295                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66683                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    291434                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       537                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        13                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      895                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      896                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4047                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4054                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4059                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4054                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4054                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        95989                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      239.106731                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     159.105135                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     271.560992                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          28950     30.16%     30.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        41784     43.53%     73.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        11694     12.18%     85.87% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2599      2.71%     88.58% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          913      0.95%     89.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          756      0.79%     90.32% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          331      0.34%     90.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          447      0.47%     91.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8515      8.87%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          95989                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4054                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        68.753823                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       34.637200                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      730.740597                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           4046     99.80%     99.80% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.83% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::7168-8191            1      0.02%     99.85% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14336-15359            5      0.12%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4054                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4054                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.441539                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.421503                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.829633                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3159     77.92%     77.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                895     22.08%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4054                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    15194551500                       # Total ticks spent queuing
-system.physmem.totMemAccLat               20669251500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1459920000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       52038.99                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  70788.99                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          35.86                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           8.19                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       35.89                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        8.19                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.34                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.28                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.06                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.40                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     210474                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     52167                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   72.08                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.23                       # Row buffer hit rate for writes
-system.physmem.avgGap                      1451808.02                       # Average gap between requests
-system.physmem.pageHitRate                      73.23                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  341770380                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  181632495                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1044360660                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                174280140                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           28691395200.000008                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             8105258640                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             1605839040                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy       57337999170                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy       51043667520                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        64046185080                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy             212592411075                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              407.915916                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           499165974500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE     3167480750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     12206580000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF   240498579500                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN 132926079750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      6626927000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN 125741581000                       # Time in different power states
-system.physmem_1.actEnergy                  343648200                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  182645760                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1040405100                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                173653740                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           28803874320.000008                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             8196268830                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy             1616284320                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy       57528037740                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy       51141308640                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        63870409695                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy             212914803135                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              408.534516                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           498942805750                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE     3183963500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     12254448000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF   239604631750                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN 133180372750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      6785962500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN 126157849500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups               123851675                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          79872959                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            686742                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            102066154                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                68190152                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             66.809759                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                18697401                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              11223                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        14052181                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           14048615                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             3566                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        11656                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237539296                       # DTB read hits
-system.cpu.dtb.read_misses                     195211                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237734507                       # DTB read accesses
-system.cpu.dtb.write_hits                    98305023                       # DTB write hits
-system.cpu.dtb.write_misses                      7170                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98312193                       # DTB write accesses
-system.cpu.dtb.data_hits                    335844319                       # DTB hits
-system.cpu.dtb.data_misses                     202381                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336046700                       # DTB accesses
-system.cpu.itb.fetch_hits                   286584578                       # ITB hits
-system.cpu.itb.fetch_misses                       119                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               286584697                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       1042334456                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928789150                       # Number of instructions committed
-system.cpu.committedOps                     928789150                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                        319598                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.122251                       # CPI: cycles per instruction
-system.cpu.ipc                               0.891066                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            86206875      9.28%      9.28% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               486529511     52.38%     61.66% # Class of committed instruction
-system.cpu.op_class_0::IntMult                   7040      0.00%     61.67% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     61.67% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd              13018262      1.40%     63.07% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp               3826477      0.41%     63.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               3187663      0.34%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    4      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::MemRead              228135214     24.56%     88.39% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              94471145     10.17%     98.56% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead           9570033      1.03%     99.59% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite          3836926      0.41%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                928789150                       # Class of committed instruction
-system.cpu.tickCycles                       962817000                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        79517456                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            776559                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4092.209717                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           320318705                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780655                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            410.320442                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         968708500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4092.209717                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999075                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999075                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         1349                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1527                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         643115675                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        643115675                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    222154657                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       222154657                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     98164048                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       98164048                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     320318705                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        320318705                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    320318705                       # number of overall hits
-system.cpu.dcache.overall_hits::total       320318705                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       711653                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        711653                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       137152                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       137152                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       848805                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         848805                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       848805                       # number of overall misses
-system.cpu.dcache.overall_misses::total        848805                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  36922839000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  36922839000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  10957317000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  10957317000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  47880156000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  47880156000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  47880156000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  47880156000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    222866310                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    222866310                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    321167510                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    321167510                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    321167510                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    321167510                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003193                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.003193                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001395                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001395                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002643                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002643                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002643                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002643                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51883.205720                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 51883.205720                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79891.777007                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 79891.777007                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 56408.899571                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 56408.899571                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 56408.899571                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 56408.899571                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88440                       # number of writebacks
-system.cpu.dcache.writebacks::total             88440                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            9                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        68141                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        68141                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        68150                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        68150                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        68150                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        68150                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       711644                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       711644                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69011                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69011                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780655                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780655                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780655                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780655                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  36210490500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  36210490500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5501688000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   5501688000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  41712178500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  41712178500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  41712178500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  41712178500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003193                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002431                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002431                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50882.871913                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50882.871913                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79721.899407                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79721.899407                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53432.282506                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 53432.282506                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53432.282506                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 53432.282506                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements             10581                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1690.101724                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           286572250                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             12327                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          23247.525756                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1690.101724                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.825245                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.825245                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1746                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1576                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         573181483                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        573181483                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    286572250                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       286572250                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     286572250                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        286572250                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    286572250                       # number of overall hits
-system.cpu.icache.overall_hits::total       286572250                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        12328                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         12328                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        12328                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          12328                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        12328                       # number of overall misses
-system.cpu.icache.overall_misses::total         12328                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    376885500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    376885500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    376885500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    376885500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    376885500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    376885500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    286584578                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    286584578                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    286584578                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    286584578                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    286584578                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    286584578                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30571.503894                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 30571.503894                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 30571.503894                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 30571.503894                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 30571.503894                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 30571.503894                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        10581                       # number of writebacks
-system.cpu.icache.writebacks::total             10581                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        12328                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        12328                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        12328                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        12328                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        12328                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        12328                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    364558500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    364558500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    364558500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    364558500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    364558500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    364558500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29571.585010                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29571.585010                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29571.585010                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 29571.585010                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29571.585010                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 29571.585010                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           259984                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32658.667775                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1287369                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           292752                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.397473                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle       3857784000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    51.730334                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    79.865838                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 32527.071603                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.001579                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002437                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.992647                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.996663                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2875                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        29149                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12933736                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12933736                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88440                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88440                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        10581                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        10581                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         9421                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         9421                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       488900                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       488900                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         9421                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491266                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          500687                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         9421                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491266                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         500687                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66645                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66645                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2907                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2907                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222744                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222744                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2907                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289389                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        292296                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2907                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289389                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       292296                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   5373301500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   5373301500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    247147500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    247147500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  30009565500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  30009565500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    247147500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  35382867000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  35630014500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    247147500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  35382867000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  35630014500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88440                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88440                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        10581                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        10581                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        12328                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        12328                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       711644                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       711644                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        12328                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780655                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       792983                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        12328                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780655                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       792983                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.965716                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.965716                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.235805                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.235805                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312999                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312999                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.235805                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370700                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.368603                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.235805                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370700                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.368603                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80625.725861                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80625.725861                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 85018.059856                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 85018.059856                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 134726.706443                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 134726.706443                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 85018.059856                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 122267.491162                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 121897.030750                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 85018.059856                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 122267.491162                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 121897.030750                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66683                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66683                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66645                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66645                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2907                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2907                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222744                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222744                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2907                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289389                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       292296                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2907                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289389                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       292296                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4706851500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4706851500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    218087500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    218087500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  27782125500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  27782125500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    218087500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  32488977000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  32707064500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    218087500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  32488977000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  32707064500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.965716                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.965716                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.235805                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.235805                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312999                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312999                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.235805                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370700                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.368603                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.235805                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370700                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.368603                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70625.725861                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70625.725861                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75021.499828                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 75021.499828                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 124726.706443                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 124726.706443                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 75021.499828                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 112267.491162                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 111897.064962                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 75021.499828                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 112267.491162                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 111897.064962                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1580123                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       787140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2096                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        723971                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155123                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        10581                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       881420                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        12328                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       711644                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        35236                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2337869                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2373105                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1466112                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55622080                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           57088192                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      259984                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               4267712                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples      1052967                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001991                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.044571                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1050871     99.80%     99.80% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2096      0.20%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1052967                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      889082500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      18490500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1170982500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        550183                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       257888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 521167228000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp             225650                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66683                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           191205                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66645                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66645                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        225650                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       842478                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 842478                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22974592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22974592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            292295                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  292295    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              292295                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           925387500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1555624500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index 49d14f26b..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=perlbmk -I. -I lib mdred.makerand.pl
-cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/perlbmk
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index 8954fa36f..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,8 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index 2bef733aa..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,653 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:46
-gem5 executing on e108600-lin, pid 28086
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/40.perlbmk/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-637000: 2581848540
-636000: 4117852332
-635000: 329081094
-634000: 545393176
-633000: 3107247613
-632000: 897887463
-631000: 806367477
-630000: 1682157095
-629000: 1188376072
-628000: 4076707785
-627000: 3521684454
-626000: 3144526095
-625000: 1399223384
-624000: 3380494826
-623000: 4086509498
-622000: 1473819475
-621000: 638751284
-620000: 3149483163
-619000: 1489851375
-618000: 1447059134
-617000: 136329498
-616000: 1288452788
-615000: 3949816816
-614000: 318984246
-613000: 1019963195
-612000: 2875280299
-611000: 2997394777
-610000: 4014932807
-609000: 2291235006
-608000: 355450951
-607000: 201970399
-606000: 3626124461
-605000: 2207253273
-604000: 2243886712
-603000: 46791684
-602000: 3176322294
-601000: 1120582847
-600000: 411705454
-599000: 3162380308
-598000: 2732375303
-597000: 1376844609
-596000: 3003023122
-595000: 3869968535
-594000: 1327286554
-593000: 160655029
-592000: 2038558826
-591000: 3948772976
-590000: 439262378
-589000: 329537197
-588000: 3678661972
-587000: 4240182727
-586000: 2283602206
-585000: 1129811410
-584000: 2831949168
-583000: 1224559023
-582000: 3161562107
-581000: 2695467835
-580000: 1234192577
-579000: 1974816198
-578000: 449576701
-577000: 1424873035
-576000: 2370444290
-575000: 1743089134
-574000: 2624046998
-573000: 2071148441
-572000: 2449219691
-571000: 3774476172
-570000: 1111630327
-569000: 121721805
-568000: 2981212266
-567000: 3811833647
-566000: 3676851843
-565000: 1766252334
-564000: 1622887950
-563000: 1684409857
-562000: 1686489387
-561000: 610219569
-560000: 2705092362
-559000: 108031723
-558000: 1316736987
-557000: 2434129258
-556000: 1411819652
-555000: 1173886179
-554000: 3044539233
-553000: 151590417
-552000: 3759426289
-551000: 3451520306
-550000: 294242855
-549000: 890241051
-548000: 876385779
-547000: 119864600
-546000: 3065674956
-545000: 1670853168
-544000: 997261561
-543000: 660227344
-542000: 3132294889
-541000: 521956271
-540000: 1133928405
-539000: 3838154786
-538000: 58624572
-537000: 3544030439
-536000: 432804999
-535000: 1021857051
-534000: 2644812356
-533000: 773094580
-532000: 901027171
-531000: 3976696839
-530000: 4167278216
-529000: 504481120
-528000: 320399857
-527000: 638048690
-526000: 3348998474
-525000: 2660662065
-524000: 2641437803
-523000: 626927006
-522000: 4063917554
-521000: 3212249308
-520000: 2561025301
-519000: 1078140141
-518000: 653939181
-517000: 2154098204
-516000: 3773089676
-515000: 2568381435
-514000: 3838886937
-513000: 941125346
-512000: 1318900410
-511000: 297013287
-510000: 241723934
-509000: 1835499795
-508000: 2309451230
-507000: 1174814430
-506000: 3615943386
-505000: 51034971
-504000: 3950453295
-503000: 4186097241
-502000: 327518343
-501000: 3052462710
-500000: 1586937404
-499000: 2169094819
-498000: 3613195151
-497000: 817359591
-496000: 1470916579
-495000: 2091261583
-494000: 2080080890
-493000: 1772858697
-492000: 2085609872
-491000: 3280632925
-490000: 1689322569
-489000: 2947406469
-488000: 765163324
-487000: 3122594732
-486000: 3385418480
-485000: 1712345567
-484000: 3675825158
-483000: 1558929764
-482000: 2672493410
-481000: 3822528440
-480000: 3741769935
-479000: 2794026235
-478000: 2541364185
-477000: 3964482316
-476000: 1202478165
-475000: 4027617791
-474000: 1905026738
-473000: 2573787636
-472000: 1170529797
-471000: 2272525618
-470000: 820833429
-469000: 3219769529
-468000: 2121197441
-467000: 269331764
-466000: 3038487237
-465000: 2462675338
-464000: 2703163101
-463000: 547052037
-462000: 3454526671
-461000: 2124641794
-460000: 1043737466
-459000: 1785834964
-458000: 3312335313
-457000: 1213835042
-456000: 3099430685
-455000: 3003350806
-454000: 3646781335
-453000: 1474165966
-452000: 705795987
-451000: 2723908407
-450000: 1323056304
-449000: 1157256530
-448000: 4077983523
-447000: 3189085703
-446000: 2241002747
-445000: 3229050072
-444000: 3500150226
-443000: 1290722604
-442000: 1866107725
-441000: 4238277470
-440000: 847346408
-439000: 2474557496
-438000: 2243092317
-437000: 706909230
-436000: 1303503693
-435000: 1456129560
-434000: 1073061079
-433000: 692226634
-432000: 186498656
-431000: 2203415525
-430000: 2183000701
-429000: 1007776545
-428000: 941117387
-427000: 3805851413
-426000: 1474193180
-425000: 4231673903
-424000: 2622576664
-423000: 388097625
-422000: 1165097488
-421000: 3226044518
-420000: 2531461570
-419000: 1509806310
-418000: 2667519114
-417000: 1751592438
-416000: 1286773513
-415000: 1098182293
-414000: 2111912709
-413000: 1230737431
-412000: 4090873946
-411000: 3998652133
-410000: 2486660396
-409000: 2120483596
-408000: 587404533
-407000: 188697995
-406000: 3265346093
-405000: 4234961905
-404000: 1211873901
-403000: 4265173305
-402000: 2208355316
-401000: 3315952806
-400000: 3917328941
-399000: 2523594649
-398000: 3805986783
-397000: 2624925960
-396000: 3716020189
-395000: 2016201122
-394000: 912930261
-393000: 596904160
-392000: 3571173642
-391000: 2290782861
-390000: 1162492227
-389000: 1738718380
-388000: 2599667355
-387000: 2382332909
-386000: 1471269037
-385000: 2238392684
-384000: 4034826126
-383000: 1378654892
-382000: 3702601850
-381000: 397206179
-380000: 2437704230
-379000: 4187604139
-378000: 779452169
-377000: 2010372403
-376000: 531902409
-375000: 1371470602
-374000: 4137796987
-373000: 567426549
-372000: 3082742955
-371000: 2271575596
-370000: 759731212
-369000: 4063369437
-368000: 299356452
-367000: 536656228
-366000: 3014961694
-365000: 3016542135
-364000: 2841873124
-363000: 524434057
-362000: 2887828889
-361000: 3865529589
-360000: 671363647
-359000: 3104594256
-358000: 1502485940
-357000: 1776624159
-356000: 4222478488
-355000: 4127624139
-354000: 2439477793
-353000: 1593794891
-352000: 591275342
-351000: 2177291538
-350000: 1923444781
-349000: 758084193
-348000: 775471359
-347000: 191356974
-346000: 494488375
-345000: 1990489399
-344000: 124118372
-343000: 2046377904
-342000: 1395427716
-341000: 1342299790
-340000: 38145994
-339000: 2291884417
-338000: 351940574
-337000: 3984301480
-336000: 2468666235
-335000: 371500747
-334000: 969922131
-333000: 240854580
-332000: 1644465214
-331000: 1539846168
-330000: 940087216
-329000: 1491329232
-328000: 2281687201
-327000: 3030170550
-326000: 3648503863
-325000: 2037898355
-324000: 174369956
-323000: 2433605668
-322000: 2334905107
-321000: 1597704047
-320000: 302297707
-319000: 3209203690
-318000: 3894539879
-317000: 2868907580
-316000: 2808087076
-315000: 4034586233
-314000: 3694191694
-313000: 2001671958
-312000: 559582279
-311000: 3043016195
-310000: 2785098502
-309000: 4104602138
-308000: 966154914
-307000: 2446376687
-306000: 789956605
-305000: 1708137092
-304000: 1733063901
-303000: 2924555399
-302000: 971356234
-301000: 481382543
-300000: 2647080988
-299000: 4065744916
-298000: 921140
-297000: 654346784
-296000: 485492098
-295000: 217516816
-294000: 4050820137
-293000: 534726686
-292000: 1686691079
-291000: 1316587195
-290000: 3746020838
-289000: 1641967381
-288000: 3492475215
-287000: 3154885393
-286000: 3686450617
-285000: 3589739293
-284000: 3558041700
-283000: 4130142319
-282000: 3132446063
-281000: 982677436
-280000: 799322395
-279000: 151715214
-278000: 3765942871
-277000: 1712470933
-276000: 3807622752
-275000: 4163730108
-274000: 1633425299
-273000: 1654241631
-272000: 1131025394
-271000: 1375475855
-270000: 553294237
-269000: 4091487177
-268000: 2841855980
-267000: 2997369904
-266000: 454385594
-265000: 3757482634
-264000: 3856197465
-263000: 1084605457
-262000: 2552759023
-261000: 3786548799
-260000: 272762545
-259000: 2670277860
-258000: 76233700
-257000: 476168167
-256000: 8969192
-255000: 1998841030
-254000: 1240074303
-253000: 1771564446
-252000: 710374418
-251000: 821383716
-250000: 3157726088
-249000: 3083379502
-248000: 2563632690
-247000: 33723341
-246000: 3303336748
-245000: 4110677892
-244000: 3811702913
-243000: 53856215
-242000: 243571468
-241000: 52177779
-240000: 46805590
-239000: 1622010618
-238000: 1321640849
-237000: 3106837291
-236000: 4102944642
-235000: 137904396
-234000: 339510135
-233000: 88415957
-232000: 3157666382
-231000: 2571005912
-230000: 3586247649
-229000: 4172761781
-228000: 2463305780
-227000: 956927307
-226000: 2169861547
-225000: 1751989251
-224000: 673059158
-223000: 2782464516
-222000: 3741392140
-221000: 2856154963
-220000: 3778376854
-219000: 1538476717
-218000: 2879698522
-217000: 3734645735
-216000: 1899042577
-215000: 371356008
-214000: 2416663698
-213000: 1595919347
-212000: 2816045438
-211000: 132438808
-210000: 1098603890
-209000: 834913667
-208000: 2707567283
-207000: 3154122448
-206000: 3696516104
-205000: 1427952551
-204000: 280496321
-203000: 1185678745
-202000: 3461951699
-201000: 1369208434
-200000: 3900136261
-199000: 870818876
-198000: 327248310
-197000: 3116959470
-196000: 1544241188
-195000: 1568248814
-194000: 2978831302
-193000: 205660429
-192000: 1704239501
-191000: 3570135474
-190000: 3878512103
-189000: 1212729210
-188000: 1873588815
-187000: 324853813
-186000: 432676298
-185000: 1641364437
-184000: 1568401301
-183000: 525792402
-182000: 861154382
-181000: 2357325066
-180000: 3626762590
-179000: 4172125462
-178000: 2108738993
-177000: 2084782857
-176000: 3956924509
-175000: 17183073
-174000: 3676839474
-173000: 458250029
-172000: 2635215219
-171000: 1801029767
-170000: 3602628987
-169000: 370704281
-168000: 177963345
-167000: 924067814
-166000: 3577678376
-165000: 3717789117
-164000: 3285809386
-163000: 3738962897
-162000: 3172510171
-161000: 417992786
-160000: 2591600214
-159000: 3315096579
-158000: 3590763949
-157000: 198872871
-156000: 2960653534
-155000: 2246563682
-154000: 2304045306
-153000: 2647353543
-152000: 2043381015
-151000: 3952056867
-150000: 2644058641
-149000: 3477151018
-148000: 1740210241
-147000: 3314851112
-146000: 1604832482
-145000: 2572410736
-144000: 1965059167
-143000: 889666293
-142000: 1024747903
-141000: 226685285
-140000: 3149168519
-139000: 403638872
-138000: 1725889104
-137000: 1417402331
-136000: 422304488
-135000: 2595894054
-134000: 4266597695
-133000: 1116326556
-132000: 3537080833
-131000: 2181246909
-130000: 1241997223
-129000: 628191304
-128000: 3074132403
-127000: 2112958836
-126000: 1371260930
-125000: 2272975771
-124000: 1379085607
-123000: 1998991877
-122000: 2760271255
-121000: 3784187756
-120000: 311188417
-119000: 1123593459
-118000: 1249155194
-117000: 908703020
-116000: 3765244393
-115000: 3040869794
-114000: 437536659
-113000: 3343598822
-112000: 2419089776
-111000: 1263143640
-110000: 1384687523
-109000: 1727931349
-108000: 2861733388
-107000: 963829093
-106000: 431354627
-105000: 3568623360
-104000: 2957399361
-103000: 1071045618
-102000: 3968457714
-101000: 3448338394
-100000: 2586060251
-99000: 3401651822
-98000: 1579089478
-97000: 3722618916
-96000: 759319595
-95000: 1269278712
-94000: 150489448
-93000: 390013662
-92000: 3663029784
-91000: 555197170
-90000: 166476858
-89000: 1658807720
-88000: 3430520531
-87000: 2946861093
-86000: 3000600326
-85000: 300034452
-84000: 2813719249
-83000: 3009927425
-82000: 1127728469
-81000: 2667791855
-80000: 2632316050
-79000: 2180301200
-78000: 418999983
-77000: 4254858933
-76000: 2728734498
-75000: 1863202698
-74000: 4226419921
-73000: 1917572494
-72000: 3117082625
-71000: 1032601538
-70000: 2992135524
-69000: 670119660
-68000: 638731522
-67000: 1460114012
-66000: 1232274665
-65000: 3667669961
-64000: 191277965
-63000: 3868442802
-62000: 700664540
-61000: 2271087482
-60000: 3274078227
-59000: 159900296
-58000: 2778747772
-57000: 2788477153
-56000: 3965957780
-55000: 2276993918
-54000: 1986966104
-53000: 3416414682
-52000: 2162594060
-51000: 2947744069
-50000: 4024793290
-49000: 631161701
-48000: 728285173
-47000: 1487641693
-46000: 4049519424
-45000: 613160608
-44000: 1566126172
-43000: 3731725133
-42000: 2746368727
-41000: 4168967735
-40000: 1319649932
-39000: 2964978784
-38000: 967937134
-37000: 3116555742
-36000: 2279790642
-35000: 2852914953
-34000: 1040410911
-33000: 226200467
-32000: 1765748697
-31000: 1418838964
-30000: 1362983292
-29000: 2877029789
-28000: 583076938
-27000: 2797138728
-26000: 3033567067
-25000: 3902265889
-24000: 3287868661
-23000: 2411740885
-22000: 2747756860
-21000: 1889759908
-20000: 2975722149
-19000: 3027693370
-18000: 2418258302
-17000: 490864179
-16000: 1944489573
-15000: 4212838860
-14000: 1782397962
-13000: 1981080238
-12000: 1213651424
-11000: 1407527546
-10000: 661520991
-9000: 143129551
-8000: 3293448370
-7000: 764314400
-6000: 2246553770
-5000: 2459308892
-4000: 3776833152
-3000: 2208260083
-2000: 2845746745
-1000: 2068042552
-0: 290958364
-Exiting @ tick 180964610500 because target called exit()
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index b479c4175..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1097 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.180965                       # Number of seconds simulated
-sim_ticks                                180964610500                       # Number of ticks simulated
-final_tick                               180964610500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 431391                       # Simulator instruction rate (inst/s)
-host_op_rate                                   431391                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               92673550                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 265016                       # Number of bytes of host memory used
-host_seconds                                  1952.71                       # Real time elapsed on the host
-sim_insts                                   842382029                       # Number of instructions simulated
-sim_ops                                     842382029                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            173952                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18525056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18699008                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       173952                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          173952                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267648                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267648                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2718                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                292172                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66682                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66682                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               961249                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            102368391                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               103329640                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          961249                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             961249                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          23582777                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               23582777                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          23582777                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              961249                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           102368391                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              126912416                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        292172                       # Number of read requests accepted
-system.physmem.writeReqs                        66682                       # Number of write requests accepted
-system.physmem.readBursts                      292172                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66682                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 18678912                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     20096                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4266048                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  18699008                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4267648                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      314                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               18010                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               18337                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               18388                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               18350                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18232                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               18236                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               18319                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               18311                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               18232                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               18232                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              18215                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              18381                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              18250                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              18122                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              18054                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              18189                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4125                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4164                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4223                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4160                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4142                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4099                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4261                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4226                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4233                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4182                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4150                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4241                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4098                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4100                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4157                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    180964514000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  292172                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66682                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    214643                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     47013                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     29962                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       202                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        32                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         5                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      884                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      892                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     2498                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4008                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4058                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4195                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4151                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4146                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4242                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4333                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4605                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4160                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4058                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        95105                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      241.251837                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     155.294089                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     287.548448                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          30650     32.23%     32.23% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        40922     43.03%     75.26% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        11798     12.41%     87.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          210      0.22%     87.88% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          215      0.23%     88.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          192      0.20%     88.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          361      0.38%     88.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1740      1.83%     90.52% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         9017      9.48%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          95105                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4055                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        69.502343                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       34.667312                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      739.938886                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           4047     99.80%     99.80% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.83% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::10240-11263            1      0.02%     99.85% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::13312-14335            2      0.05%     99.90% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14336-15359            1      0.02%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-16383            2      0.05%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4055                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4055                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.438224                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.418308                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.827243                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3164     78.03%     78.03% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                  7      0.17%     78.20% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                882     21.75%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                  2      0.05%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4055                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    10146386000                       # Total ticks spent queuing
-system.physmem.totMemAccLat               15618723500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1459290000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       34764.80                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  53514.80                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         103.22                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          23.57                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      103.33                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       23.58                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.99                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.81                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.18                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.36                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     211326                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     52079                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   72.41                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.10                       # Row buffer hit rate for writes
-system.physmem.avgGap                       504284.51                       # Average gap between requests
-system.physmem.pageHitRate                      73.47                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  339192840                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  180273885                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1043746620                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                174348000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           16047635760.000004                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             5505974850                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy              757646880                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy       38977794150                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy       26263488480                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy         5833398105                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              95148801450                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              525.786736                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           166860797500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE     1403220500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      6819966000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF    12988477500                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN  68394436250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      5880505500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN  85478004750                       # Time in different power states
-system.physmem_1.actEnergy                  339892560                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  180649590                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1040119500                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                173601540                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           16056240720.000004                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             5469389970                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy              750054720                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy       39161701800                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy       26293456800                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy         5720767110                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              95209751490                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              526.123579                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           166963691000                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE     1377166250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      6823618000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF    12610325250                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN  68472559500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      5800086000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN  85880855500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups               129261099                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          83045520                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            145257                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             93509067                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                70599314                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             75.499966                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                19428116                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               1153                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        14846448                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           14825593                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            20855                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         4929                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    243608266                       # DTB read hits
-system.cpu.dtb.read_misses                     267709                       # DTB read misses
-system.cpu.dtb.read_acv                             2                       # DTB read access violations
-system.cpu.dtb.read_accesses                243875975                       # DTB read accesses
-system.cpu.dtb.write_hits                   101634051                       # DTB write hits
-system.cpu.dtb.write_misses                     39619                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               101673670                       # DTB write accesses
-system.cpu.dtb.data_hits                    345242317                       # DTB hits
-system.cpu.dtb.data_misses                     307328                       # DTB misses
-system.cpu.dtb.data_acv                             2                       # DTB access violations
-system.cpu.dtb.data_accesses                345549645                       # DTB accesses
-system.cpu.itb.fetch_hits                   116218000                       # ITB hits
-system.cpu.itb.fetch_misses                      1612                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               116219612                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        361929222                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles          116540326                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      973682349                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   129261099                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          104853023                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     244730119                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                  756754                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles         15490                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 116218000                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                168019                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          361665180                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.692220                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.078693                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                164951201     45.61%     45.61% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 21852654      6.04%     51.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 15621060      4.32%     55.97% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 24569981      6.79%     62.76% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                 38586382     10.67%     73.43% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                 15690881      4.34%     77.77% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                 12539815      3.47%     81.24% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  3986839      1.10%     82.34% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 63866367     17.66%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            361665180                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.357145                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.690256                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 85732697                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              98146269                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 158921683                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              18492948                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 371583                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             11928940                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                  7011                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              968666226                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 25451                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 371583                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 93249960                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                12380390                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          15406                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 169252258                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              86395583                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              966785843                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                  1367                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents               25166874                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents               51736906                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                7729074                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           666569704                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            1151545318                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       1114509565                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups          37035752                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             638967158                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 27602546                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               1366                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts             87                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  87961020                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            245059340                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           102632582                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          35344831                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          4698812                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  877945756                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 871651299                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued             10628                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        35563800                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     10965429                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     361665180                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.410106                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.146787                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            87893149     24.30%     24.30% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            61352794     16.96%     41.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            57499290     15.90%     57.16% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            51081168     14.12%     71.29% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            45042350     12.45%     83.74% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            20636672      5.71%     89.45% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6            18146014      5.02%     94.47% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7            10282367      2.84%     97.31% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             9731376      2.69%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       361665180                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                 3586644     18.56%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.56% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               11632892     60.20%     78.76% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               3008624     15.57%     94.33% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead            913480      4.73%     99.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite           182872      0.95%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass              1276      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             505104722     57.95%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                 7855      0.00%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd            13297886      1.53%     59.47% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp             3826557      0.44%     59.91% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             3339806      0.38%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            234518362     26.91%     87.20% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            97834915     11.22%     98.43% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead         9747446      1.12%     99.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite        3972470      0.46%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              871651299                       # Type of FU issued
-system.cpu.iq.rate                           2.408347                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    19324512                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.022170                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         2054837876                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         876768256                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    835988686                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads            69465042                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes           36778231                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses     34166819                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              855694014                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                35280521                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         65597237                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      7548743                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         5138                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        37089                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      4331382                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         2716                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          4307                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 371583                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 4257057                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                608088                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           966007295                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts             16673                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             245059340                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            102632582                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 538259                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                 83477                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          37089                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         128251                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect        15992                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               144243                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             871026557                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             243876094                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts            624742                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      88061465                       # number of nop insts executed
-system.cpu.iew.exec_refs                    345550079                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                127153600                       # Number of branches executed
-system.cpu.iew.exec_stores                  101673985                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.406621                       # Inst execution rate
-system.cpu.iew.wb_sent                      870617196                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     870155505                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 525001925                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 821956019                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       2.404215                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.638723                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        31805123                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            138464                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    357537289                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.597177                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     3.046569                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    121797842     34.07%     34.07% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     81929888     22.92%     56.98% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     29949089      8.38%     65.36% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     19779772      5.53%     70.89% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     17819434      4.98%     75.87% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      7962754      2.23%     78.10% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      3039675      0.85%     78.95% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      3979990      1.11%     80.06% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     71278845     19.94%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    357537289                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            928587628                       # Number of instructions committed
-system.cpu.commit.committedOps              928587628                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      335811797                       # Number of memory references committed
-system.cpu.commit.loads                     237510597                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                  123111018                       # Number of branches committed
-system.cpu.commit.fp_insts                   33436273                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 821934723                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             18524163                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     86206875      9.28%      9.28% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        486529510     52.39%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult            7040      0.00%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd       13018262      1.40%     63.08% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp        3826477      0.41%     63.49% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        3187663      0.34%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             4      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       227943648     24.55%     88.38% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       94464282     10.17%     98.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead      9566949      1.03%     99.59% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite      3836918      0.41%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         928587628                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              71278845                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   1244030057                       # The number of ROB reads
-system.cpu.rob.rob_writes                  1924915650                       # The number of ROB writes
-system.cpu.timesIdled                            3145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          264042                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   842382029                       # Number of Instructions Simulated
-system.cpu.committedOps                     842382029                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.429650                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.429650                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               2.327477                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         2.327477                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               1104175341                       # number of integer regfile reads
-system.cpu.int_regfile_writes               635597274                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                  36400867                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                 24677538                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            776666                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4090.964650                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           273860034                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780762                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            350.759942                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         396630500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4090.964650                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.998771                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.998771                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         1011                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         2527                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         553391630                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        553391630                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    176451824                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       176451824                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     97408197                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       97408197                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           13                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     273860021                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        273860021                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    273860021                       # number of overall hits
-system.cpu.dcache.overall_hits::total       273860021                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1552397                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1552397                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       893003                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       893003                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      2445400                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        2445400                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      2445400                       # number of overall misses
-system.cpu.dcache.overall_misses::total       2445400                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  96567477000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  96567477000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  65926918364                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  65926918364                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 162494395364                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 162494395364                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 162494395364                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 162494395364                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    178004221                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    178004221                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           13                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    276305421                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    276305421                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    276305421                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    276305421                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008721                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.008721                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009084                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.009084                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.008850                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.008850                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.008850                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62205.400423                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 62205.400423                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73826.088338                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 73826.088338                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 66449.004402                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 66449.004402                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 66449.004402                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 66449.004402                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        25561                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets       192860                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               308                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets             519                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.990260                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   371.599229                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88570                       # number of writebacks
-system.cpu.dcache.writebacks::total             88570                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       840254                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       840254                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       824384                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       824384                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      1664638                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      1664638                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      1664638                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      1664638                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       712143                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       712143                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        68619                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        68619                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780762                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780762                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780762                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780762                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30603980500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  30603980500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6049145998                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   6049145998                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  36653126498                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  36653126498                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  36653126498                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  36653126498                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004001                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004001                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000698                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002826                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002826                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002826                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002826                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42974.487568                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42974.487568                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88155.554555                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88155.554555                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46945.325846                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 46945.325846                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46945.325846                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 46945.325846                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              4618                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1647.809929                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           116209747                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              6323                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          18378.894038                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1647.809929                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.804595                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.804595                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1705                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1545                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.832520                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         232442323                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        232442323                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    116209747                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       116209747                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     116209747                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        116209747                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    116209747                       # number of overall hits
-system.cpu.icache.overall_hits::total       116209747                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         8253                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          8253                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         8253                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           8253                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         8253                       # number of overall misses
-system.cpu.icache.overall_misses::total          8253                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    382535999                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    382535999                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    382535999                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    382535999                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    382535999                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    382535999                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    116218000                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    116218000                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    116218000                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    116218000                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    116218000                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    116218000                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000071                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000071                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000071                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46351.144917                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 46351.144917                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 46351.144917                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 46351.144917                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 46351.144917                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 46351.144917                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          811                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    62.384615                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         4618                       # number of writebacks
-system.cpu.icache.writebacks::total              4618                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1929                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         1929                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         1929                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         1929                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         1929                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         1929                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6324                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         6324                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         6324                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         6324                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         6324                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         6324                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    282422000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    282422000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    282422000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    282422000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    282422000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    282422000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44658.760278                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44658.760278                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44658.760278                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 44658.760278                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44658.760278                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 44658.760278                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           259808                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32653.135367                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1275792                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           292576                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.360549                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle       1306360000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    44.057169                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    68.938267                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 32540.139931                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.001345                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002104                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.993046                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.996495                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         8358                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        23070                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12839536                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12839536                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88570                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88570                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         4618                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         4618                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         1993                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         1993                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         3605                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         3605                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       489315                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       489315                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         3605                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491308                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          494913                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         3605                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491308                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         494913                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66626                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66626                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2719                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2719                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222828                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222828                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2719                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289454                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        292173                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2719                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289454                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       292173                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   5925054000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   5925054000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    234987000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    234987000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  24391913000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  24391913000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    234987000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  30316967000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  30551954000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    234987000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  30316967000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  30551954000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88570                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88570                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        68619                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        68619                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         6324                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         6324                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       712143                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       712143                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         6324                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780762                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       787086                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         6324                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780762                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       787086                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.970956                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.970956                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.429949                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.429949                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312898                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312898                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.429949                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370733                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.371208                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.429949                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370733                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.371208                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88930.057335                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88930.057335                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 86424.052961                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 86424.052961                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 109465.206347                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 109465.206347                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 86424.052961                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 104738.462761                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 104568.026477                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 86424.052961                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 104738.462761                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 104568.026477                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66682                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66682                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66626                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66626                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2719                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2719                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222828                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222828                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2719                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289454                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       292173                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2719                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289454                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       292173                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5258794000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5258794000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    207807000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    207807000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  22163633000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  22163633000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    207807000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  27422427000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  27630234000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    207807000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  27422427000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  27630234000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.970956                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.970956                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.429949                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.429949                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312898                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312898                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.429949                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370733                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.371208                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.429949                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370733                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.371208                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78930.057335                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78930.057335                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76427.730783                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 76427.730783                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 99465.206347                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99465.206347                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 76427.730783                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 94738.462761                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94568.060704                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 76427.730783                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 94738.462761                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94568.060704                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1568370                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       781284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2012                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        718466                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155252                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         4618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       881222                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        68619                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        68619                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         6324                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       712143                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        17265                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2338190                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2355455                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       700224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55637248                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           56337472                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      259808                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               4267648                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples      1046894                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001922                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.043797                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1044882     99.81%     99.81% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2012      0.19%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1046894                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      877373000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       9484500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1171143000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.6                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        549969                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       257797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 180964610500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp             225546                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66682                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           191115                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66626                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66626                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        225546                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       842141                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 842141                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22966656                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22966656                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            292172                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  292172    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              292172                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           877590500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1551176250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 0452b264c..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=perlbmk -I. -I lib mdred.makerand.pl
-cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/perlbmk
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 54e31201a..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index 3f843823b..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,653 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:28
-gem5 executing on e108600-lin, pid 4304
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/40.perlbmk/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-637000: 2581848540
-636000: 4117852332
-635000: 329081094
-634000: 545393176
-633000: 3107247613
-632000: 897887463
-631000: 806367477
-630000: 1682157095
-629000: 1188376072
-628000: 4076707785
-627000: 3521684454
-626000: 3144526095
-625000: 1399223384
-624000: 3380494826
-623000: 4086509498
-622000: 1473819475
-621000: 638751284
-620000: 3149483163
-619000: 1489851375
-618000: 1447059134
-617000: 136329498
-616000: 1288452788
-615000: 3949816816
-614000: 318984246
-613000: 1019963195
-612000: 2875280299
-611000: 2997394777
-610000: 4014932807
-609000: 2291235006
-608000: 355450951
-607000: 201970399
-606000: 3626124461
-605000: 2207253273
-604000: 2243886712
-603000: 46791684
-602000: 3176322294
-601000: 1120582847
-600000: 411705454
-599000: 3162380308
-598000: 2732375303
-597000: 1376844609
-596000: 3003023122
-595000: 3869968535
-594000: 1327286554
-593000: 160655029
-592000: 2038558826
-591000: 3948772976
-590000: 439262378
-589000: 329537197
-588000: 3678661972
-587000: 4240182727
-586000: 2283602206
-585000: 1129811410
-584000: 2831949168
-583000: 1224559023
-582000: 3161562107
-581000: 2695467835
-580000: 1234192577
-579000: 1974816198
-578000: 449576701
-577000: 1424873035
-576000: 2370444290
-575000: 1743089134
-574000: 2624046998
-573000: 2071148441
-572000: 2449219691
-571000: 3774476172
-570000: 1111630327
-569000: 121721805
-568000: 2981212266
-567000: 3811833647
-566000: 3676851843
-565000: 1766252334
-564000: 1622887950
-563000: 1684409857
-562000: 1686489387
-561000: 610219569
-560000: 2705092362
-559000: 108031723
-558000: 1316736987
-557000: 2434129258
-556000: 1411819652
-555000: 1173886179
-554000: 3044539233
-553000: 151590417
-552000: 3759426289
-551000: 3451520306
-550000: 294242855
-549000: 890241051
-548000: 876385779
-547000: 119864600
-546000: 3065674956
-545000: 1670853168
-544000: 997261561
-543000: 660227344
-542000: 3132294889
-541000: 521956271
-540000: 1133928405
-539000: 3838154786
-538000: 58624572
-537000: 3544030439
-536000: 432804999
-535000: 1021857051
-534000: 2644812356
-533000: 773094580
-532000: 901027171
-531000: 3976696839
-530000: 4167278216
-529000: 504481120
-528000: 320399857
-527000: 638048690
-526000: 3348998474
-525000: 2660662065
-524000: 2641437803
-523000: 626927006
-522000: 4063917554
-521000: 3212249308
-520000: 2561025301
-519000: 1078140141
-518000: 653939181
-517000: 2154098204
-516000: 3773089676
-515000: 2568381435
-514000: 3838886937
-513000: 941125346
-512000: 1318900410
-511000: 297013287
-510000: 241723934
-509000: 1835499795
-508000: 2309451230
-507000: 1174814430
-506000: 3615943386
-505000: 51034971
-504000: 3950453295
-503000: 4186097241
-502000: 327518343
-501000: 3052462710
-500000: 1586937404
-499000: 2169094819
-498000: 3613195151
-497000: 817359591
-496000: 1470916579
-495000: 2091261583
-494000: 2080080890
-493000: 1772858697
-492000: 2085609872
-491000: 3280632925
-490000: 1689322569
-489000: 2947406469
-488000: 765163324
-487000: 3122594732
-486000: 3385418480
-485000: 1712345567
-484000: 3675825158
-483000: 1558929764
-482000: 2672493410
-481000: 3822528440
-480000: 3741769935
-479000: 2794026235
-478000: 2541364185
-477000: 3964482316
-476000: 1202478165
-475000: 4027617791
-474000: 1905026738
-473000: 2573787636
-472000: 1170529797
-471000: 2272525618
-470000: 820833429
-469000: 3219769529
-468000: 2121197441
-467000: 269331764
-466000: 3038487237
-465000: 2462675338
-464000: 2703163101
-463000: 547052037
-462000: 3454526671
-461000: 2124641794
-460000: 1043737466
-459000: 1785834964
-458000: 3312335313
-457000: 1213835042
-456000: 3099430685
-455000: 3003350806
-454000: 3646781335
-453000: 1474165966
-452000: 705795987
-451000: 2723908407
-450000: 1323056304
-449000: 1157256530
-448000: 4077983523
-447000: 3189085703
-446000: 2241002747
-445000: 3229050072
-444000: 3500150226
-443000: 1290722604
-442000: 1866107725
-441000: 4238277470
-440000: 847346408
-439000: 2474557496
-438000: 2243092317
-437000: 706909230
-436000: 1303503693
-435000: 1456129560
-434000: 1073061079
-433000: 692226634
-432000: 186498656
-431000: 2203415525
-430000: 2183000701
-429000: 1007776545
-428000: 941117387
-427000: 3805851413
-426000: 1474193180
-425000: 4231673903
-424000: 2622576664
-423000: 388097625
-422000: 1165097488
-421000: 3226044518
-420000: 2531461570
-419000: 1509806310
-418000: 2667519114
-417000: 1751592438
-416000: 1286773513
-415000: 1098182293
-414000: 2111912709
-413000: 1230737431
-412000: 4090873946
-411000: 3998652133
-410000: 2486660396
-409000: 2120483596
-408000: 587404533
-407000: 188697995
-406000: 3265346093
-405000: 4234961905
-404000: 1211873901
-403000: 4265173305
-402000: 2208355316
-401000: 3315952806
-400000: 3917328941
-399000: 2523594649
-398000: 3805986783
-397000: 2624925960
-396000: 3716020189
-395000: 2016201122
-394000: 912930261
-393000: 596904160
-392000: 3571173642
-391000: 2290782861
-390000: 1162492227
-389000: 1738718380
-388000: 2599667355
-387000: 2382332909
-386000: 1471269037
-385000: 2238392684
-384000: 4034826126
-383000: 1378654892
-382000: 3702601850
-381000: 397206179
-380000: 2437704230
-379000: 4187604139
-378000: 779452169
-377000: 2010372403
-376000: 531902409
-375000: 1371470602
-374000: 4137796987
-373000: 567426549
-372000: 3082742955
-371000: 2271575596
-370000: 759731212
-369000: 4063369437
-368000: 299356452
-367000: 536656228
-366000: 3014961694
-365000: 3016542135
-364000: 2841873124
-363000: 524434057
-362000: 2887828889
-361000: 3865529589
-360000: 671363647
-359000: 3104594256
-358000: 1502485940
-357000: 1776624159
-356000: 4222478488
-355000: 4127624139
-354000: 2439477793
-353000: 1593794891
-352000: 591275342
-351000: 2177291538
-350000: 1923444781
-349000: 758084193
-348000: 775471359
-347000: 191356974
-346000: 494488375
-345000: 1990489399
-344000: 124118372
-343000: 2046377904
-342000: 1395427716
-341000: 1342299790
-340000: 38145994
-339000: 2291884417
-338000: 351940574
-337000: 3984301480
-336000: 2468666235
-335000: 371500747
-334000: 969922131
-333000: 240854580
-332000: 1644465214
-331000: 1539846168
-330000: 940087216
-329000: 1491329232
-328000: 2281687201
-327000: 3030170550
-326000: 3648503863
-325000: 2037898355
-324000: 174369956
-323000: 2433605668
-322000: 2334905107
-321000: 1597704047
-320000: 302297707
-319000: 3209203690
-318000: 3894539879
-317000: 2868907580
-316000: 2808087076
-315000: 4034586233
-314000: 3694191694
-313000: 2001671958
-312000: 559582279
-311000: 3043016195
-310000: 2785098502
-309000: 4104602138
-308000: 966154914
-307000: 2446376687
-306000: 789956605
-305000: 1708137092
-304000: 1733063901
-303000: 2924555399
-302000: 971356234
-301000: 481382543
-300000: 2647080988
-299000: 4065744916
-298000: 921140
-297000: 654346784
-296000: 485492098
-295000: 217516816
-294000: 4050820137
-293000: 534726686
-292000: 1686691079
-291000: 1316587195
-290000: 3746020838
-289000: 1641967381
-288000: 3492475215
-287000: 3154885393
-286000: 3686450617
-285000: 3589739293
-284000: 3558041700
-283000: 4130142319
-282000: 3132446063
-281000: 982677436
-280000: 799322395
-279000: 151715214
-278000: 3765942871
-277000: 1712470933
-276000: 3807622752
-275000: 4163730108
-274000: 1633425299
-273000: 1654241631
-272000: 1131025394
-271000: 1375475855
-270000: 553294237
-269000: 4091487177
-268000: 2841855980
-267000: 2997369904
-266000: 454385594
-265000: 3757482634
-264000: 3856197465
-263000: 1084605457
-262000: 2552759023
-261000: 3786548799
-260000: 272762545
-259000: 2670277860
-258000: 76233700
-257000: 476168167
-256000: 8969192
-255000: 1998841030
-254000: 1240074303
-253000: 1771564446
-252000: 710374418
-251000: 821383716
-250000: 3157726088
-249000: 3083379502
-248000: 2563632690
-247000: 33723341
-246000: 3303336748
-245000: 4110677892
-244000: 3811702913
-243000: 53856215
-242000: 243571468
-241000: 52177779
-240000: 46805590
-239000: 1622010618
-238000: 1321640849
-237000: 3106837291
-236000: 4102944642
-235000: 137904396
-234000: 339510135
-233000: 88415957
-232000: 3157666382
-231000: 2571005912
-230000: 3586247649
-229000: 4172761781
-228000: 2463305780
-227000: 956927307
-226000: 2169861547
-225000: 1751989251
-224000: 673059158
-223000: 2782464516
-222000: 3741392140
-221000: 2856154963
-220000: 3778376854
-219000: 1538476717
-218000: 2879698522
-217000: 3734645735
-216000: 1899042577
-215000: 371356008
-214000: 2416663698
-213000: 1595919347
-212000: 2816045438
-211000: 132438808
-210000: 1098603890
-209000: 834913667
-208000: 2707567283
-207000: 3154122448
-206000: 3696516104
-205000: 1427952551
-204000: 280496321
-203000: 1185678745
-202000: 3461951699
-201000: 1369208434
-200000: 3900136261
-199000: 870818876
-198000: 327248310
-197000: 3116959470
-196000: 1544241188
-195000: 1568248814
-194000: 2978831302
-193000: 205660429
-192000: 1704239501
-191000: 3570135474
-190000: 3878512103
-189000: 1212729210
-188000: 1873588815
-187000: 324853813
-186000: 432676298
-185000: 1641364437
-184000: 1568401301
-183000: 525792402
-182000: 861154382
-181000: 2357325066
-180000: 3626762590
-179000: 4172125462
-178000: 2108738993
-177000: 2084782857
-176000: 3956924509
-175000: 17183073
-174000: 3676839474
-173000: 458250029
-172000: 2635215219
-171000: 1801029767
-170000: 3602628987
-169000: 370704281
-168000: 177963345
-167000: 924067814
-166000: 3577678376
-165000: 3717789117
-164000: 3285809386
-163000: 3738962897
-162000: 3172510171
-161000: 417992786
-160000: 2591600214
-159000: 3315096579
-158000: 3590763949
-157000: 198872871
-156000: 2960653534
-155000: 2246563682
-154000: 2304045306
-153000: 2647353543
-152000: 2043381015
-151000: 3952056867
-150000: 2644058641
-149000: 3477151018
-148000: 1740210241
-147000: 3314851112
-146000: 1604832482
-145000: 2572410736
-144000: 1965059167
-143000: 889666293
-142000: 1024747903
-141000: 226685285
-140000: 3149168519
-139000: 403638872
-138000: 1725889104
-137000: 1417402331
-136000: 422304488
-135000: 2595894054
-134000: 4266597695
-133000: 1116326556
-132000: 3537080833
-131000: 2181246909
-130000: 1241997223
-129000: 628191304
-128000: 3074132403
-127000: 2112958836
-126000: 1371260930
-125000: 2272975771
-124000: 1379085607
-123000: 1998991877
-122000: 2760271255
-121000: 3784187756
-120000: 311188417
-119000: 1123593459
-118000: 1249155194
-117000: 908703020
-116000: 3765244393
-115000: 3040869794
-114000: 437536659
-113000: 3343598822
-112000: 2419089776
-111000: 1263143640
-110000: 1384687523
-109000: 1727931349
-108000: 2861733388
-107000: 963829093
-106000: 431354627
-105000: 3568623360
-104000: 2957399361
-103000: 1071045618
-102000: 3968457714
-101000: 3448338394
-100000: 2586060251
-99000: 3401651822
-98000: 1579089478
-97000: 3722618916
-96000: 759319595
-95000: 1269278712
-94000: 150489448
-93000: 390013662
-92000: 3663029784
-91000: 555197170
-90000: 166476858
-89000: 1658807720
-88000: 3430520531
-87000: 2946861093
-86000: 3000600326
-85000: 300034452
-84000: 2813719249
-83000: 3009927425
-82000: 1127728469
-81000: 2667791855
-80000: 2632316050
-79000: 2180301200
-78000: 418999983
-77000: 4254858933
-76000: 2728734498
-75000: 1863202698
-74000: 4226419921
-73000: 1917572494
-72000: 3117082625
-71000: 1032601538
-70000: 2992135524
-69000: 670119660
-68000: 638731522
-67000: 1460114012
-66000: 1232274665
-65000: 3667669961
-64000: 191277965
-63000: 3868442802
-62000: 700664540
-61000: 2271087482
-60000: 3274078227
-59000: 159900296
-58000: 2778747772
-57000: 2788477153
-56000: 3965957780
-55000: 2276993918
-54000: 1986966104
-53000: 3416414682
-52000: 2162594060
-51000: 2947744069
-50000: 4024793290
-49000: 631161701
-48000: 728285173
-47000: 1487641693
-46000: 4049519424
-45000: 613160608
-44000: 1566126172
-43000: 3731725133
-42000: 2746368727
-41000: 4168967735
-40000: 1319649932
-39000: 2964978784
-38000: 967937134
-37000: 3116555742
-36000: 2279790642
-35000: 2852914953
-34000: 1040410911
-33000: 226200467
-32000: 1765748697
-31000: 1418838964
-30000: 1362983292
-29000: 2877029789
-28000: 583076938
-27000: 2797138728
-26000: 3033567067
-25000: 3902265889
-24000: 3287868661
-23000: 2411740885
-22000: 2747756860
-21000: 1889759908
-20000: 2975722149
-19000: 3027693370
-18000: 2418258302
-17000: 490864179
-16000: 1944489573
-15000: 4212838860
-14000: 1782397962
-13000: 1981080238
-12000: 1213651424
-11000: 1407527546
-10000: 661520991
-9000: 143129551
-8000: 3293448370
-7000: 764314400
-6000: 2246553770
-5000: 2459308892
-4000: 3776833152
-3000: 2208260083
-2000: 2845746745
-1000: 2068042552
-0: 290958364
-Exiting @ tick 464394627000 because target called exit()
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index fdd12f539..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.464395                       # Number of seconds simulated
-sim_ticks                                464394627000                       # Number of ticks simulated
-final_tick                               464394627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2996785                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2996785                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1498717563                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251436                       # Number of bytes of host memory used
-host_seconds                                   309.86                       # Real time elapsed on the host
-sim_insts                                   928587629                       # Number of instructions simulated
-sim_ops                                     928587629                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 464394627000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst        3715156600                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1657129778                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           5372286378                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   3715156600                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      3715156600                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      737675461                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         737675461                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          928789150                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          237510597                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            1166299747                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          98301200                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             98301200                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999999104                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           3568365527                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             11568364631                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999999104                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999999104                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1588466830                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1588466830                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999999104                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5156832357                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13156831461                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 464394627000                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237510597                       # DTB read hits
-system.cpu.dtb.read_misses                     194650                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237705247                       # DTB read accesses
-system.cpu.dtb.write_hits                    98301200                       # DTB write hits
-system.cpu.dtb.write_misses                      6871                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98308071                       # DTB write accesses
-system.cpu.dtb.data_hits                    335811797                       # DTB hits
-system.cpu.dtb.data_misses                     201521                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336013318                       # DTB accesses
-system.cpu.itb.fetch_hits                   928789150                       # ITB hits
-system.cpu.itb.fetch_misses                       105                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               928789255                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    464394627000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        928789255                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928587629                       # Number of instructions committed
-system.cpu.committedOps                     928587629                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             822136244                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               33439365                       # Number of float alu accesses
-system.cpu.num_func_calls                    37048314                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     79645038                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    822136244                       # number of integer instructions
-system.cpu.num_fp_insts                      33439365                       # number of float instructions
-system.cpu.num_int_register_reads          1066359180                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          614731604                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             35725528                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            24235554                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     336013318                       # number of memory refs
-system.cpu.num_load_insts                   237705247                       # Number of load instructions
-system.cpu.num_store_insts                   98308071                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  928789255                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         123111018                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              86206875      9.28%      9.28% # Class of executed instruction
-system.cpu.op_class::IntAlu                 486529511     52.38%     61.66% # Class of executed instruction
-system.cpu.op_class::IntMult                     7040      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::FloatAdd                13018262      1.40%     63.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 3826477      0.41%     63.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 3187663      0.34%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMult                      4      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::MemRead                228135214     24.56%     88.39% # Class of executed instruction
-system.cpu.op_class::MemWrite                94471145     10.17%     98.56% # Class of executed instruction
-system.cpu.op_class::FloatMemRead             9570033      1.03%     99.59% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite            3836926      0.41%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  928789150                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 464394627000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq          1166299747                       # Transaction distribution
-system.membus.trans_dist::ReadResp         1166299747                       # Transaction distribution
-system.membus.trans_dist::WriteReq           98301200                       # Transaction distribution
-system.membus.trans_dist::WriteResp          98301200                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1857578300                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    671623594                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             2529201894                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   3715156600                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   2394805239                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              6109961839                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples        1264600947                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0              1264600947    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total          1264600947                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index b6ac9fa01..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=perlbmk -I. -I lib mdred.makerand.pl
-cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/perlbmk
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 54e31201a..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index 6564d4aeb..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,653 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:29
-gem5 executing on e108600-lin, pid 4305
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/40.perlbmk/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-637000: 2581848540
-636000: 4117852332
-635000: 329081094
-634000: 545393176
-633000: 3107247613
-632000: 897887463
-631000: 806367477
-630000: 1682157095
-629000: 1188376072
-628000: 4076707785
-627000: 3521684454
-626000: 3144526095
-625000: 1399223384
-624000: 3380494826
-623000: 4086509498
-622000: 1473819475
-621000: 638751284
-620000: 3149483163
-619000: 1489851375
-618000: 1447059134
-617000: 136329498
-616000: 1288452788
-615000: 3949816816
-614000: 318984246
-613000: 1019963195
-612000: 2875280299
-611000: 2997394777
-610000: 4014932807
-609000: 2291235006
-608000: 355450951
-607000: 201970399
-606000: 3626124461
-605000: 2207253273
-604000: 2243886712
-603000: 46791684
-602000: 3176322294
-601000: 1120582847
-600000: 411705454
-599000: 3162380308
-598000: 2732375303
-597000: 1376844609
-596000: 3003023122
-595000: 3869968535
-594000: 1327286554
-593000: 160655029
-592000: 2038558826
-591000: 3948772976
-590000: 439262378
-589000: 329537197
-588000: 3678661972
-587000: 4240182727
-586000: 2283602206
-585000: 1129811410
-584000: 2831949168
-583000: 1224559023
-582000: 3161562107
-581000: 2695467835
-580000: 1234192577
-579000: 1974816198
-578000: 449576701
-577000: 1424873035
-576000: 2370444290
-575000: 1743089134
-574000: 2624046998
-573000: 2071148441
-572000: 2449219691
-571000: 3774476172
-570000: 1111630327
-569000: 121721805
-568000: 2981212266
-567000: 3811833647
-566000: 3676851843
-565000: 1766252334
-564000: 1622887950
-563000: 1684409857
-562000: 1686489387
-561000: 610219569
-560000: 2705092362
-559000: 108031723
-558000: 1316736987
-557000: 2434129258
-556000: 1411819652
-555000: 1173886179
-554000: 3044539233
-553000: 151590417
-552000: 3759426289
-551000: 3451520306
-550000: 294242855
-549000: 890241051
-548000: 876385779
-547000: 119864600
-546000: 3065674956
-545000: 1670853168
-544000: 997261561
-543000: 660227344
-542000: 3132294889
-541000: 521956271
-540000: 1133928405
-539000: 3838154786
-538000: 58624572
-537000: 3544030439
-536000: 432804999
-535000: 1021857051
-534000: 2644812356
-533000: 773094580
-532000: 901027171
-531000: 3976696839
-530000: 4167278216
-529000: 504481120
-528000: 320399857
-527000: 638048690
-526000: 3348998474
-525000: 2660662065
-524000: 2641437803
-523000: 626927006
-522000: 4063917554
-521000: 3212249308
-520000: 2561025301
-519000: 1078140141
-518000: 653939181
-517000: 2154098204
-516000: 3773089676
-515000: 2568381435
-514000: 3838886937
-513000: 941125346
-512000: 1318900410
-511000: 297013287
-510000: 241723934
-509000: 1835499795
-508000: 2309451230
-507000: 1174814430
-506000: 3615943386
-505000: 51034971
-504000: 3950453295
-503000: 4186097241
-502000: 327518343
-501000: 3052462710
-500000: 1586937404
-499000: 2169094819
-498000: 3613195151
-497000: 817359591
-496000: 1470916579
-495000: 2091261583
-494000: 2080080890
-493000: 1772858697
-492000: 2085609872
-491000: 3280632925
-490000: 1689322569
-489000: 2947406469
-488000: 765163324
-487000: 3122594732
-486000: 3385418480
-485000: 1712345567
-484000: 3675825158
-483000: 1558929764
-482000: 2672493410
-481000: 3822528440
-480000: 3741769935
-479000: 2794026235
-478000: 2541364185
-477000: 3964482316
-476000: 1202478165
-475000: 4027617791
-474000: 1905026738
-473000: 2573787636
-472000: 1170529797
-471000: 2272525618
-470000: 820833429
-469000: 3219769529
-468000: 2121197441
-467000: 269331764
-466000: 3038487237
-465000: 2462675338
-464000: 2703163101
-463000: 547052037
-462000: 3454526671
-461000: 2124641794
-460000: 1043737466
-459000: 1785834964
-458000: 3312335313
-457000: 1213835042
-456000: 3099430685
-455000: 3003350806
-454000: 3646781335
-453000: 1474165966
-452000: 705795987
-451000: 2723908407
-450000: 1323056304
-449000: 1157256530
-448000: 4077983523
-447000: 3189085703
-446000: 2241002747
-445000: 3229050072
-444000: 3500150226
-443000: 1290722604
-442000: 1866107725
-441000: 4238277470
-440000: 847346408
-439000: 2474557496
-438000: 2243092317
-437000: 706909230
-436000: 1303503693
-435000: 1456129560
-434000: 1073061079
-433000: 692226634
-432000: 186498656
-431000: 2203415525
-430000: 2183000701
-429000: 1007776545
-428000: 941117387
-427000: 3805851413
-426000: 1474193180
-425000: 4231673903
-424000: 2622576664
-423000: 388097625
-422000: 1165097488
-421000: 3226044518
-420000: 2531461570
-419000: 1509806310
-418000: 2667519114
-417000: 1751592438
-416000: 1286773513
-415000: 1098182293
-414000: 2111912709
-413000: 1230737431
-412000: 4090873946
-411000: 3998652133
-410000: 2486660396
-409000: 2120483596
-408000: 587404533
-407000: 188697995
-406000: 3265346093
-405000: 4234961905
-404000: 1211873901
-403000: 4265173305
-402000: 2208355316
-401000: 3315952806
-400000: 3917328941
-399000: 2523594649
-398000: 3805986783
-397000: 2624925960
-396000: 3716020189
-395000: 2016201122
-394000: 912930261
-393000: 596904160
-392000: 3571173642
-391000: 2290782861
-390000: 1162492227
-389000: 1738718380
-388000: 2599667355
-387000: 2382332909
-386000: 1471269037
-385000: 2238392684
-384000: 4034826126
-383000: 1378654892
-382000: 3702601850
-381000: 397206179
-380000: 2437704230
-379000: 4187604139
-378000: 779452169
-377000: 2010372403
-376000: 531902409
-375000: 1371470602
-374000: 4137796987
-373000: 567426549
-372000: 3082742955
-371000: 2271575596
-370000: 759731212
-369000: 4063369437
-368000: 299356452
-367000: 536656228
-366000: 3014961694
-365000: 3016542135
-364000: 2841873124
-363000: 524434057
-362000: 2887828889
-361000: 3865529589
-360000: 671363647
-359000: 3104594256
-358000: 1502485940
-357000: 1776624159
-356000: 4222478488
-355000: 4127624139
-354000: 2439477793
-353000: 1593794891
-352000: 591275342
-351000: 2177291538
-350000: 1923444781
-349000: 758084193
-348000: 775471359
-347000: 191356974
-346000: 494488375
-345000: 1990489399
-344000: 124118372
-343000: 2046377904
-342000: 1395427716
-341000: 1342299790
-340000: 38145994
-339000: 2291884417
-338000: 351940574
-337000: 3984301480
-336000: 2468666235
-335000: 371500747
-334000: 969922131
-333000: 240854580
-332000: 1644465214
-331000: 1539846168
-330000: 940087216
-329000: 1491329232
-328000: 2281687201
-327000: 3030170550
-326000: 3648503863
-325000: 2037898355
-324000: 174369956
-323000: 2433605668
-322000: 2334905107
-321000: 1597704047
-320000: 302297707
-319000: 3209203690
-318000: 3894539879
-317000: 2868907580
-316000: 2808087076
-315000: 4034586233
-314000: 3694191694
-313000: 2001671958
-312000: 559582279
-311000: 3043016195
-310000: 2785098502
-309000: 4104602138
-308000: 966154914
-307000: 2446376687
-306000: 789956605
-305000: 1708137092
-304000: 1733063901
-303000: 2924555399
-302000: 971356234
-301000: 481382543
-300000: 2647080988
-299000: 4065744916
-298000: 921140
-297000: 654346784
-296000: 485492098
-295000: 217516816
-294000: 4050820137
-293000: 534726686
-292000: 1686691079
-291000: 1316587195
-290000: 3746020838
-289000: 1641967381
-288000: 3492475215
-287000: 3154885393
-286000: 3686450617
-285000: 3589739293
-284000: 3558041700
-283000: 4130142319
-282000: 3132446063
-281000: 982677436
-280000: 799322395
-279000: 151715214
-278000: 3765942871
-277000: 1712470933
-276000: 3807622752
-275000: 4163730108
-274000: 1633425299
-273000: 1654241631
-272000: 1131025394
-271000: 1375475855
-270000: 553294237
-269000: 4091487177
-268000: 2841855980
-267000: 2997369904
-266000: 454385594
-265000: 3757482634
-264000: 3856197465
-263000: 1084605457
-262000: 2552759023
-261000: 3786548799
-260000: 272762545
-259000: 2670277860
-258000: 76233700
-257000: 476168167
-256000: 8969192
-255000: 1998841030
-254000: 1240074303
-253000: 1771564446
-252000: 710374418
-251000: 821383716
-250000: 3157726088
-249000: 3083379502
-248000: 2563632690
-247000: 33723341
-246000: 3303336748
-245000: 4110677892
-244000: 3811702913
-243000: 53856215
-242000: 243571468
-241000: 52177779
-240000: 46805590
-239000: 1622010618
-238000: 1321640849
-237000: 3106837291
-236000: 4102944642
-235000: 137904396
-234000: 339510135
-233000: 88415957
-232000: 3157666382
-231000: 2571005912
-230000: 3586247649
-229000: 4172761781
-228000: 2463305780
-227000: 956927307
-226000: 2169861547
-225000: 1751989251
-224000: 673059158
-223000: 2782464516
-222000: 3741392140
-221000: 2856154963
-220000: 3778376854
-219000: 1538476717
-218000: 2879698522
-217000: 3734645735
-216000: 1899042577
-215000: 371356008
-214000: 2416663698
-213000: 1595919347
-212000: 2816045438
-211000: 132438808
-210000: 1098603890
-209000: 834913667
-208000: 2707567283
-207000: 3154122448
-206000: 3696516104
-205000: 1427952551
-204000: 280496321
-203000: 1185678745
-202000: 3461951699
-201000: 1369208434
-200000: 3900136261
-199000: 870818876
-198000: 327248310
-197000: 3116959470
-196000: 1544241188
-195000: 1568248814
-194000: 2978831302
-193000: 205660429
-192000: 1704239501
-191000: 3570135474
-190000: 3878512103
-189000: 1212729210
-188000: 1873588815
-187000: 324853813
-186000: 432676298
-185000: 1641364437
-184000: 1568401301
-183000: 525792402
-182000: 861154382
-181000: 2357325066
-180000: 3626762590
-179000: 4172125462
-178000: 2108738993
-177000: 2084782857
-176000: 3956924509
-175000: 17183073
-174000: 3676839474
-173000: 458250029
-172000: 2635215219
-171000: 1801029767
-170000: 3602628987
-169000: 370704281
-168000: 177963345
-167000: 924067814
-166000: 3577678376
-165000: 3717789117
-164000: 3285809386
-163000: 3738962897
-162000: 3172510171
-161000: 417992786
-160000: 2591600214
-159000: 3315096579
-158000: 3590763949
-157000: 198872871
-156000: 2960653534
-155000: 2246563682
-154000: 2304045306
-153000: 2647353543
-152000: 2043381015
-151000: 3952056867
-150000: 2644058641
-149000: 3477151018
-148000: 1740210241
-147000: 3314851112
-146000: 1604832482
-145000: 2572410736
-144000: 1965059167
-143000: 889666293
-142000: 1024747903
-141000: 226685285
-140000: 3149168519
-139000: 403638872
-138000: 1725889104
-137000: 1417402331
-136000: 422304488
-135000: 2595894054
-134000: 4266597695
-133000: 1116326556
-132000: 3537080833
-131000: 2181246909
-130000: 1241997223
-129000: 628191304
-128000: 3074132403
-127000: 2112958836
-126000: 1371260930
-125000: 2272975771
-124000: 1379085607
-123000: 1998991877
-122000: 2760271255
-121000: 3784187756
-120000: 311188417
-119000: 1123593459
-118000: 1249155194
-117000: 908703020
-116000: 3765244393
-115000: 3040869794
-114000: 437536659
-113000: 3343598822
-112000: 2419089776
-111000: 1263143640
-110000: 1384687523
-109000: 1727931349
-108000: 2861733388
-107000: 963829093
-106000: 431354627
-105000: 3568623360
-104000: 2957399361
-103000: 1071045618
-102000: 3968457714
-101000: 3448338394
-100000: 2586060251
-99000: 3401651822
-98000: 1579089478
-97000: 3722618916
-96000: 759319595
-95000: 1269278712
-94000: 150489448
-93000: 390013662
-92000: 3663029784
-91000: 555197170
-90000: 166476858
-89000: 1658807720
-88000: 3430520531
-87000: 2946861093
-86000: 3000600326
-85000: 300034452
-84000: 2813719249
-83000: 3009927425
-82000: 1127728469
-81000: 2667791855
-80000: 2632316050
-79000: 2180301200
-78000: 418999983
-77000: 4254858933
-76000: 2728734498
-75000: 1863202698
-74000: 4226419921
-73000: 1917572494
-72000: 3117082625
-71000: 1032601538
-70000: 2992135524
-69000: 670119660
-68000: 638731522
-67000: 1460114012
-66000: 1232274665
-65000: 3667669961
-64000: 191277965
-63000: 3868442802
-62000: 700664540
-61000: 2271087482
-60000: 3274078227
-59000: 159900296
-58000: 2778747772
-57000: 2788477153
-56000: 3965957780
-55000: 2276993918
-54000: 1986966104
-53000: 3416414682
-52000: 2162594060
-51000: 2947744069
-50000: 4024793290
-49000: 631161701
-48000: 728285173
-47000: 1487641693
-46000: 4049519424
-45000: 613160608
-44000: 1566126172
-43000: 3731725133
-42000: 2746368727
-41000: 4168967735
-40000: 1319649932
-39000: 2964978784
-38000: 967937134
-37000: 3116555742
-36000: 2279790642
-35000: 2852914953
-34000: 1040410911
-33000: 226200467
-32000: 1765748697
-31000: 1418838964
-30000: 1362983292
-29000: 2877029789
-28000: 583076938
-27000: 2797138728
-26000: 3033567067
-25000: 3902265889
-24000: 3287868661
-23000: 2411740885
-22000: 2747756860
-21000: 1889759908
-20000: 2975722149
-19000: 3027693370
-18000: 2418258302
-17000: 490864179
-16000: 1944489573
-15000: 4212838860
-14000: 1782397962
-13000: 1981080238
-12000: 1213651424
-11000: 1407527546
-10000: 661520991
-9000: 143129551
-8000: 3293448370
-7000: 764314400
-6000: 2246553770
-5000: 2459308892
-4000: 3776833152
-3000: 2208260083
-2000: 2845746745
-1000: 2068042552
-0: 290958364
-Exiting @ tick 1288319411500 because target called exit()
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index b41b24d8c..000000000
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,571 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.288611                       # Number of seconds simulated
-sim_ticks                                1288611150500                       # Number of ticks simulated
-final_tick                               1288611150500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2016883                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2016883                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2798849858                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 261432                       # Number of bytes of host memory used
-host_seconds                                   460.41                       # Real time elapsed on the host
-sim_insts                                   928587629                       # Number of instructions simulated
-sim_ops                                     928587629                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            137024                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18512320                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18649344                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       137024                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          137024                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267712                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267712                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2141                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289255                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                291396                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66683                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66683                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               106335                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             14366103                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                14472437                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          106335                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             106335                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3311870                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3311870                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3311870                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              106335                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            14366103                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               17784307                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237510597                       # DTB read hits
-system.cpu.dtb.read_misses                     194650                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237705247                       # DTB read accesses
-system.cpu.dtb.write_hits                    98301200                       # DTB write hits
-system.cpu.dtb.write_misses                      6871                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98308071                       # DTB write accesses
-system.cpu.dtb.data_hits                    335811797                       # DTB hits
-system.cpu.dtb.data_misses                     201521                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336013318                       # DTB accesses
-system.cpu.itb.fetch_hits                   928789151                       # ITB hits
-system.cpu.itb.fetch_misses                       105                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               928789256                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       2577222301                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928587629                       # Number of instructions committed
-system.cpu.committedOps                     928587629                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             822136244                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               33439365                       # Number of float alu accesses
-system.cpu.num_func_calls                    37048314                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     79645038                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    822136244                       # number of integer instructions
-system.cpu.num_fp_insts                      33439365                       # number of float instructions
-system.cpu.num_int_register_reads          1066359180                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          614731604                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             35725528                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            24235554                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     336013318                       # number of memory refs
-system.cpu.num_load_insts                   237705247                       # Number of load instructions
-system.cpu.num_store_insts                   98308071                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 2577222301                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         123111018                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              86206875      9.28%      9.28% # Class of executed instruction
-system.cpu.op_class::IntAlu                 486529511     52.38%     61.66% # Class of executed instruction
-system.cpu.op_class::IntMult                     7040      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::FloatAdd                13018262      1.40%     63.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 3826477      0.41%     63.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 3187663      0.34%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMult                      4      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::MemRead                228135214     24.56%     88.39% # Class of executed instruction
-system.cpu.op_class::MemWrite                94471145     10.17%     98.56% # Class of executed instruction
-system.cpu.op_class::FloatMemRead             9570033      1.03%     99.59% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite            3836926      0.41%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  928789150                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            776432                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4094.168779                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           335031269                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780528                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            429.236708                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1112572500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4094.168779                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999553                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          995                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         2427                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         672404122                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        672404122                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    236799083                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       236799083                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     98232186                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       98232186                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     335031269                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        335031269                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    335031269                       # number of overall hits
-system.cpu.dcache.overall_hits::total       335031269                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       711514                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        711514                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        69014                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        69014                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       780528                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         780528                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       780528                       # number of overall misses
-system.cpu.dcache.overall_misses::total        780528                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  20380048000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  20380048000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   4229584000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   4229584000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  24609632000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  24609632000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  24609632000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  24609632000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    237510597                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    237510597                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    335811797                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    335811797                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    335811797                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    335811797                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002996                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002996                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000702                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000702                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002324                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002324                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002324                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002324                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28643.214329                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 28643.214329                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61285.884024                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61285.884024                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 31529.467232                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 31529.467232                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 31529.467232                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 31529.467232                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88841                       # number of writebacks
-system.cpu.dcache.writebacks::total             88841                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       711514                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       711514                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69014                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69014                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780528                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780528                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780528                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780528                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19668534000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  19668534000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4160570000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   4160570000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23829104000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  23829104000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23829104000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  23829104000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002996                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002324                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002324                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27643.214329                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27643.214329                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60285.884024                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60285.884024                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30529.467232                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 30529.467232                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30529.467232                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 30529.467232                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              4618                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1474.409268                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           928782983                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              6168                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          150580.898671                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1474.409268                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.719926                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.719926                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1550                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1428                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1857584470                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1857584470                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    928782983                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       928782983                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     928782983                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        928782983                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    928782983                       # number of overall hits
-system.cpu.icache.overall_hits::total       928782983                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         6168                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          6168                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         6168                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           6168                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         6168                       # number of overall misses
-system.cpu.icache.overall_misses::total          6168                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    187267500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    187267500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    187267500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    187267500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    187267500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    187267500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    928789151                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    928789151                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    928789151                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    928789151                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    928789151                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    928789151                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30361.138132                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 30361.138132                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 30361.138132                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 30361.138132                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 30361.138132                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 30361.138132                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         4618                       # number of writebacks
-system.cpu.icache.writebacks::total              4618                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6168                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         6168                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         6168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         6168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         6168                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         6168                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    181099500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    181099500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    181099500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    181099500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    181099500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    181099500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29361.138132                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 29361.138132                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 29361.138132                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           258865                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32717.214949                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1276112                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           291633                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.375746                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle       4209362000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    27.944200                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    47.856544                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 32641.414205                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000853                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001460                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.996137                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.998450                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1143                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        31170                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12833601                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12833601                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88841                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88841                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         4618                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         4618                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         4027                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         4027                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       488907                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       488907                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         4027                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491273                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          495300                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         4027                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491273                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         495300                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66648                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66648                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2141                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2141                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222607                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222607                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2141                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289255                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        291396                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2141                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289255                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       291396                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   4032205000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   4032205000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    129556500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    129556500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13467735000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  13467735000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    129556500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  17499940000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  17629496500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    129556500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  17499940000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  17629496500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88841                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88841                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69014                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69014                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         6168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         6168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       711514                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       711514                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         6168                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780528                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       786696                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         6168                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780528                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       786696                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.965717                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.965717                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.347114                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.347114                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312864                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312864                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.347114                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370589                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.370405                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.347114                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370589                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.370405                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500.015004                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500.015004                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60512.143858                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60512.143858                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500.051661                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500.051661                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60512.143858                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500.043214                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60500.132123                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60512.143858                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500.043214                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60500.132123                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66683                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66683                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66648                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66648                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2141                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2141                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222607                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222607                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2141                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289255                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       291396                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2141                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289255                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       291396                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3365725000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   3365725000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    108146500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    108146500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  11241665000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11241665000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    108146500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  14607390000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  14715536500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    108146500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  14607390000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  14715536500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.965717                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.965717                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.347114                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312864                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312864                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370589                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.370405                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370589                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.370405                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500.015004                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500.015004                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50512.143858                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500.051661                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500.051661                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500.043214                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.132123                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500.043214                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.132123                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1567746                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       781050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1726                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        717682                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155524                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         4618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       879773                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69014                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69014                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         6168                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       711514                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        16954                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2337488                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2354442                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       690304                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55639616                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           56329920                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      258865                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               4267712                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples      1045561                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001651                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.040596                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1043835     99.83%     99.83% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1726      0.17%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1045561                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      877332000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       9252000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1170792000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        548536                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       257140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp             224748                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66683                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           190457                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66648                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66648                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        224748                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       839932                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 839932                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22917056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22917056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            291396                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  291396    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              291396                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           815280500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1456980000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 46094eb94..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=vortex lendian.raw
-cwd=build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/vortex
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index a86af0918..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,14 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28063
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/50.vortex/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Exiting @ tick 61709224000 because target called exit()
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 0d9a67eb8..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,829 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.061709                       # Number of seconds simulated
-sim_ticks                                 61709224000                       # Number of ticks simulated
-final_tick                                61709224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 484192                       # Simulator instruction rate (inst/s)
-host_op_rate                                   484192                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              337853764                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 263376                       # Number of bytes of host memory used
-host_seconds                                   182.65                       # Real time elapsed on the host
-sim_insts                                    88438073                       # Number of instructions simulated
-sim_ops                                      88438073                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            438336                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10169024                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10607360                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       438336                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          438336                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7376064                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7376064                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               6849                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158891                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                165740                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          115251                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               115251                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              7103249                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            164789368                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               171892617                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         7103249                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            7103249                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         119529359                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              119529359                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         119529359                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             7103249                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           164789368                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              291421976                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        165740                       # Number of read requests accepted
-system.physmem.writeReqs                       115251                       # Number of write requests accepted
-system.physmem.readBursts                      165740                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     115251                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 10606656                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                       704                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7374400                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  10607360                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7376064                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                       11                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               10345                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               10387                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               10224                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               10068                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10353                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               10360                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                9794                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               10230                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               10568                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               10626                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              10568                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10241                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              10306                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10592                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10494                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              10573                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7166                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7281                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                7303                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                7012                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7145                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7305                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6890                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7164                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7246                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7071                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7213                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7126                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               7072                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7397                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7351                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7483                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     61709200500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  165740                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 115251                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    163346                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      2365                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        18                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      469                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      476                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     6962                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     7138                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     7144                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     7145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     7141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7150                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7147                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     7149                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7151                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7155                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     7172                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     7213                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7181                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     7153                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     7141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        47213                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      380.822570                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     228.196479                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     355.752308                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          14428     30.56%     30.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         9567     20.26%     50.82% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5069     10.74%     61.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3353      7.10%     68.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2454      5.20%     73.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         2040      4.32%     78.18% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1589      3.37%     81.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1422      3.01%     84.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         7291     15.44%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          47213                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          7138                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        23.216307                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       17.901212                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      310.822959                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           7136     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::25600-26623            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            7138                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          7138                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.142477                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.134126                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.540383                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               6653     93.21%     93.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 14      0.20%     93.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                420      5.88%     99.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                 44      0.62%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                  4      0.06%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                  3      0.04%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            7138                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     3617300750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                6724719500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    828645000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       21826.60                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  40576.60                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         171.88                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         119.50                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      171.89                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      119.53                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           2.28                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.34                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.93                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.01                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.15                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     144262                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     89468                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   87.05                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  77.63                       # Row buffer hit rate for writes
-system.physmem.avgGap                       219612.73                       # Average gap between requests
-system.physmem.pageHitRate                      83.18                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  162377880                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   86290710                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 583773540                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                298928520                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           2622054240.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             2778043200                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy              161720640                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy        5591253690                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy        3285210240                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy         8699758440                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              24270201780                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              393.299410                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime            55193955500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE      247892750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1114164000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF    34377330500                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN   8555206500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      5153163500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN  12261466750                       # Time in different power states
-system.physmem_1.actEnergy                  174801480                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   92882625                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 599531520                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                302545980                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           2751743280.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             2889138480                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy              174840000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy        5978432460                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy        3387317760                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy         8384762130                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              24736693185                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              400.858918                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime            54916270500                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE      273467750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1169204000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF    32984792500                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN   8821175750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      5350059500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN  13110524500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                14696527                       # Number of BP lookups
-system.cpu.branchPred.condPredicted           9501310                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            386077                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             10213333                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 6368117                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             62.351017                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1712242                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              84707                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           37535                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              31848                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             5687                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         7575                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20579387                       # DTB read hits
-system.cpu.dtb.read_misses                      95377                       # DTB read misses
-system.cpu.dtb.read_acv                            10                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20674764                       # DTB read accesses
-system.cpu.dtb.write_hits                    14666029                       # DTB write hits
-system.cpu.dtb.write_misses                      8840                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14674869                       # DTB write accesses
-system.cpu.dtb.data_hits                     35245416                       # DTB hits
-system.cpu.dtb.data_misses                     104217                       # DTB misses
-system.cpu.dtb.data_acv                            10                       # DTB access violations
-system.cpu.dtb.data_accesses                 35349633                       # DTB accesses
-system.cpu.itb.fetch_hits                    25650137                       # ITB hits
-system.cpu.itb.fetch_misses                      5179                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                25655316                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        123418448                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88438073                       # Number of instructions committed
-system.cpu.committedOps                      88438073                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       1086074                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.395535                       # CPI: cycles per instruction
-system.cpu.ipc                               0.716571                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass             8748916      9.89%      9.89% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                44394799     50.20%     60.09% # Class of committed instruction
-system.cpu.op_class_0::IntMult                  41101      0.05%     60.14% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     60.14% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                114304      0.13%     60.27% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                    84      0.00%     60.27% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                113640      0.13%     60.40% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                   50      0.00%     60.40% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.40% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                 37764      0.04%     60.44% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::MemRead               20366476     23.03%     83.47% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              14619024     16.53%    100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead               310      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite             1605      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 88438073                       # Class of committed instruction
-system.cpu.tickCycles                        92007988                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        31410460                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            200809                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4069.967962                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            34647996                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            204905                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            169.092975                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         742257500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4069.967962                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993645                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993645                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3460                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          70184119                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         70184119                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     20314695                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20314695                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     14333301                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       14333301                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      34647996                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         34647996                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     34647996                       # number of overall hits
-system.cpu.dcache.overall_hits::total        34647996                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        61535                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         61535                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       280076                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       280076                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       341611                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         341611                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       341611                       # number of overall misses
-system.cpu.dcache.overall_misses::total        341611                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   3155082500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   3155082500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  23960624000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  23960624000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  27115706500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  27115706500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  27115706500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  27115706500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20376230                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20376230                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     34989607                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     34989607                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     34989607                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     34989607                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003020                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.003020                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019166                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.019166                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.009763                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.009763                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.009763                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.009763                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51272.974730                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 51272.974730                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85550.436310                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 85550.436310                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 79375.975891                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 79375.975891                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 79375.975891                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 79375.975891                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       168117                       # number of writebacks
-system.cpu.dcache.writebacks::total            168117                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          197                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       136509                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       136509                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       136706                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       136706                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       136706                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       136706                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        61338                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        61338                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143567                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143567                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       204905                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       204905                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       204905                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       204905                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3088657500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   3088657500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12182218500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  12182218500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  15270876000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  15270876000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  15270876000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  15270876000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009824                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009824                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005856                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005856                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005856                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005856                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50354.714859                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50354.714859                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84853.890518                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84853.890518                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74526.614773                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 74526.614773                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74526.614773                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 74526.614773                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements            153962                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1929.475732                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            25494126                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs            156010                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            163.413409                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle       43906590500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1929.475732                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.942127                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.942127                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3         1010                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          824                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          51456284                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         51456284                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     25494126                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        25494126                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      25494126                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         25494126                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     25494126                       # number of overall hits
-system.cpu.icache.overall_hits::total        25494126                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       156011                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        156011                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       156011                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         156011                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       156011                       # number of overall misses
-system.cpu.icache.overall_misses::total        156011                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   2690499000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   2690499000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   2690499000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   2690499000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   2690499000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   2690499000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     25650137                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     25650137                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     25650137                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     25650137                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     25650137                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     25650137                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006082                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.006082                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.006082                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.006082                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.006082                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.006082                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17245.572428                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 17245.572428                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 17245.572428                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 17245.572428                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 17245.572428                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 17245.572428                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks       153962                       # number of writebacks
-system.cpu.icache.writebacks::total            153962                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst       156011                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total       156011                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst       156011                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total       156011                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst       156011                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total       156011                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2534489000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   2534489000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2534489000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   2534489000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2534489000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   2534489000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006082                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006082                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006082                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.006082                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006082                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.006082                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16245.578837                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16245.578837                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16245.578837                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 16245.578837                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16245.578837                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 16245.578837                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           135280                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31691.220276                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             547521                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           168048                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             3.258123                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      14447297000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   710.430921                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1986.776331                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 28994.013023                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.021681                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.060632                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.884827                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.967139                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         8856                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        22759                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          5893544                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         5893544                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks       168117                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       168117                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks       153962                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total       153962                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12659                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12659                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst       149161                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total       149161                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        33355                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        33355                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst       149161                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        46014                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          195175                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst       149161                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        46014                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         195175                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130908                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130908                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         6850                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         6850                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        27983                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        27983                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         6850                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158891                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        165741                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         6850                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158891                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       165741                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  11833894500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  11833894500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    734127500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    734127500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   2646160500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   2646160500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    734127500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  14480055000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  15214182500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    734127500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  14480055000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  15214182500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       168117                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       168117                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks       153962                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total       153962                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143567                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143567                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst       156011                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total       156011                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        61338                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        61338                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst       156011                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       204905                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       360916                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst       156011                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       204905                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       360916                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.911825                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.911825                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.043907                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.043907                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.456210                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.456210                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.043907                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.775437                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.459223                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.043907                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.775437                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.459223                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90398.558530                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90398.558530                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 107171.897810                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 107171.897810                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 94563.145481                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 94563.145481                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 107171.897810                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 91132.002442                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 91794.924008                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 107171.897810                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 91132.002442                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 91794.924008                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       115252                       # number of writebacks
-system.cpu.l2cache.writebacks::total           115252                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          117                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          117                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130908                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130908                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         6850                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         6850                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        27983                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        27983                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         6850                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158891                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       165741                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         6850                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158891                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       165741                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  10524814500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  10524814500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    665637500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    665637500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2366330500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2366330500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    665637500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  12891145000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  13556782500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    665637500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  12891145000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  13556782500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.911825                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.911825                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.043907                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.043907                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.456210                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.456210                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.043907                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.775437                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.459223                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.043907                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.775437                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.459223                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80398.558530                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80398.558530                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 97173.357664                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 97173.357664                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84563.145481                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84563.145481                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 97173.357664                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 81132.002442                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 81794.984343                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 97173.357664                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 81132.002442                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 81794.984343                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       715687                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       354771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         4259                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         4259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        217348                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       283369                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean       153962                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        52720                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143567                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143567                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq       156011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        61338                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       465983                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       610619                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           1076602                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     19838208                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23873408                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           43711616                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      135280                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               7376128                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples       496196                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.008583                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.092248                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             491937     99.14%     99.14% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               4259      0.86%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         496196                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      679922500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     234015499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     307361991                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        296877                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       131137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  61709224000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp              34832                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       115251                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            15886                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130908                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130908                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         34832                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       462617                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 462617                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17983424                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17983424                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            165740                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  165740    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              165740                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           829256000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          875104000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index 42d282c4a..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=vortex lendian.raw
-cwd=build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/vortex
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index 03964c60a..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,14 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:44
-gem5 executing on e108600-lin, pid 28054
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/50.vortex/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Exiting @ tick 22819771500 because target called exit()
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.msg b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.msg
deleted file mode 100644
index 472b08431..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.msg
+++ /dev/null
@@ -1,158 +0,0 @@
-
-  SYSTEM TYPE...
-  __ZTC__                := False 
-  __UNIX__               := True 
-  __RISC__               := True 
-  SPEC_CPU2000_LP64        := True 
-  __MAC__                := False 
-  __BCC__                := False 
-  __BORLANDC__           := False 
-  __GUI__                := False 
-  __WTC__                := False 
-  __HP__                 := False 
-
-  CODE OPTIONS...
-  __MACROIZE_HM__        := True 
-  __MACROIZE_MEM__       := True 
-  ENV01                  := True 
-  USE_HPP_STYPE_HDRS     := False 
-  USE_H_STYPE_HDRS       := False 
-
-  CODE INCLUSION PARAMETERS...
-  INCLUDE_ALL_CODE       := False 
-  INCLUDE_DELETE_CODE    := True 
-  __SWAP_GRP_POS__       := True 
-  __INCLUDE_MTRX__       := False 
-  __BAD_CODE__           := False 
-  API_INCLUDE            := False 
-  BE_CAREFUL             := False 
-  OLDWAY                 := False 
-  NOTUSED                := False 
-
-  SYSTEM PARAMETERS...
-  EXT_ENUM               := 999999999L 
-  CHUNK_CONSTANT         := 55555555 
-  CORE_CONSTANT          := 55555555 
-  CORE_LIMIT             := 20971520 
-  CorePage_Size          := 384000 
-  ALIGN_BYTES            := True 
-  CORE_BLOCK_ALIGN       :=    8 
-  FAR_MEM                := False 
-
-  MEMORY MANAGEMENT PARAMETERS...
-  SYSTEM_ALLOC           := True 
-  SYSTEM_FREESTORE       := True 
-  __NO_DISKCACHE__       := False 
-  __FREEZE_VCHUNKS__     := True 
-  __FREEZE_GRP_PACKETS__ := True 
-  __MINIMIZE_TREE_CACHE__:= True 
-
-  SYSTEM STD PARAMETERS...
-  __STDOUT__             := False 
-  NULL                   :=    0 
-  LPTR                   := False 
-  False_Status           :=    1 
-  True_Status            :=    0 
-  LARGE                  := True 
-  TWOBYTE_BOOL           := False 
-  __NOSTR__              := False 
-
-  MEMORY VALIDATION PARAMETERS...
-  CORE_CRC_CHECK         := False 
-  VALIDATE_MEM_CHUNKS    := False 
-
-  SYSTEM DEBUG OPTIONS...
-  DEBUG                  := False 
-  MCSTAT                 := False 
-  TRACKBACK              := False 
-  FLUSH_FILES            := False 
-  DEBUG_CORE0            := False 
-  DEBUG_RISC             := False 
-  __TREE_BUG__           := False 
-  __TRACK_FILE_READS__   := False 
-  PAGE_SPACE             := False 
-  LEAVE_NO_TRACE         := True 
-  NULL_TRACE_STRS        := False 
-
-  TIME PARAMETERS...
-  CLOCK_IS_LONG          := False 
-  __DISPLAY_TIME__       := False 
-  __TREE_TIME__          := False 
-  __DISPLAY_ERRORS__     := False 
-
-  API MACROS...
-  __BMT01__              := True 
-  OPTIMIZE               := True 
-
-  END OF DEFINES.
-
-
-
-              ...   IMPLODE MEMORY ...
-
-  SWAP to DiskCache := False
-
-  FREEZE_GRP_PACKETS:= True
-
-  QueBug            := 1000
-
-  sizeof(boolean)      =  4
-  sizeof(sizetype)     =  4
-  sizeof(chunkstruc)   = 32
-
-  sizeof(shorttype )   =  2
-  sizeof(idtype    )   =  2
-  sizeof(sizetype  )   =  4
-  sizeof(indextype )   =  4
-  sizeof(numtype   )   =  4
-  sizeof(handletype)   =  4
-  sizeof(tokentype )   =  8
-
-  sizeof(short     )   =  2
-  sizeof(int       )   =  4
-
-  sizeof(lt64      )   =  4
-  sizeof(farlongtype)  =  4
-  sizeof(long      )   =  8
-  sizeof(longaddr  )   =  8
-
-  sizeof(float     )   =  4
-  sizeof(double    )   =  8
-
-  sizeof(addrtype  )   =  8
-  sizeof(char *    )   =  8
- ALLOC   CORE_1    :: 16
- BHOOLE NATH
-
- OPEN File ./input/lendian.rnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @  2030c0
-    DB BlkDirChunk       : Chunk[  10] AT Vbn[3146]
-    DB BlkTknChunk       : Chunk[  11] AT Vbn[3147]
-    DB BlkSizeChunk      : Chunk[  12] AT Vbn[3148]
- DB Handle Chunk's StackPtr = 20797
-
-  DB[ 1] LOADED;  Handles= 20797
- KERNEL in CORE[ 1] Restored @ 4005c800
-
- OPEN File ./input/lendian.wnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @   21c40
-    DB BlkDirChunk       : Chunk[  31] AT Vbn[ 81]
-    DB BlkTknChunk       : Chunk[  32] AT Vbn[ 82]
-    DB BlkSizeChunk      : Chunk[  33] AT Vbn[ 83]
- DB Handle Chunk's StackPtr = 17
-
-  DB[ 2] LOADED;  Handles= 17
- VORTEx_Status == -8 || fffffff8
-
-    BE HERE NOW !!!
-
-
-
-               ... VORTEx ON LINE ...
-
-
-              ...   END OF SESSION ...
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.out b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.out
deleted file mode 100644
index 726b45c60..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/smred.out
+++ /dev/null
@@ -1,258 +0,0 @@
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 3] Created.
-
-VORTEX INPUT PARAMETERS::
- 	MESSAGE       FileName:	 smred.msg            
-	OUTPUT        FileName:	 smred.out            
-	DISK CACHE    FileName:	 NULL                 
-	PART DB       FileName:	 parts.db             
-	DRAW DB       FileName:	 draw.db              
-	PERSON DB     FileName:	 emp.db               
-	PERSONS Data  FileName:	 ./input/persons.250  
-	PARTS         Count   :	 100     
-	OUTER         Loops   :	 1       
-	INNER         Loops   :	 1       
-	LOOKUP        Parts   :	 25      
-	DELETE        Parts   :	 10      
-	STUFF         Parts   :	 10      
-	DEPTH         Traverse:	 5       
-	% DECREASE    Parts   :	 0       
-	% INCREASE    LookUps :	 0       
-	% INCREASE    Deletes :	 0       
-	% INCREASE    Stuffs  :	 0       
-	FREEZE_PACKETS        :	 1       
-	ALLOC_CHUNKS          :	 10000   
-	EXTEND_CHUNKS         :	 5000    
-	DELETE Draw objects   :	 True                 
-	DELETE Part objects   :	 False                
-	QUE_BUG               :	 1000
-	VOID_BOUNDARY         :	 67108864
-	VOID_RESERVE          :	 1048576
-
-	COMMIT_DBS            :	 False
-
-
-
- BMT TEST :: files...
-      EdbName           := PartLib
-      EdbFileName       := parts.db
-      DrwName           := DrawLib
-      DrwFileName       := draw.db
-      EmpName           := PersonLib
-      EmpFileName       := emp.db
-
-      Swap to DiskCache := False
-      Freeze the cache  := True
-
-
- BMT TEST :: parms...
-      DeBug modulo      := 1000    
-      Create Parts count:= 100     
-      Outer Loops       := 1       
-      Inner Loops       := 1       
-      Look Ups          := 25      
-      Delete Parts      := 10      
-      Stuff Parts       := 10      
-      Traverse Limit    := 5       
-      Delete Draws      := True
-      Delete Parts      := False
-      Delete ALL Parts  := after every <mod  0>Outer Loop
-
- INITIALIZE LIBRARY ::
-
- INITIALIZE SCHEMA ::
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 4] Created.
-   PartLibCreate:: Db[  4]; VpartsDir=   1
-
- Part Count=       1
-
- Initialize the Class maps
- LIST HEADS  loaded ... DbListHead_Class = 207
-                        DbListNode_Class = 206
-
-...NOTE... ShellLoadCode:: Class[ 228] will NOT be Activated.
-
-
-...NOTE... ShellLoadCode:: Class[ 229] will NOT be Activated.
-
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 5] Created.
-   DrawLibCreate:: Db[  5]; VpartsDir=   1
-
- Initialize the Class maps of this schema.
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 6] Created.
-
- ***NOTE***  Persons Library Extended!
-
- Create <131072> Persons.
- ItNum      0. Person[  6:       5]. Name= Riddell         , Robert V.       ;
-
- LAST Person Read::
- ItNum    250. Person[  6:     503]. Name= Gonzales        , Warren X.       ;
-
- BUILD <Query0>   for <Part2>  class::
-
-  if (link[1].length >=    5) ::
-
- Build Query2 for <Address>   class::
-
-  if (State == CA || State == T*)
-
- Build Query1 for <Person>    class::
-
-  if (LastName  >= H* && LastName <= P* && Query0(Residence)) ::
-
- BUILD <Query3> for <DrawObj>    class::
-
-  if (Id  >= 3000 
-  &&  (Id >= 3000 && Id <= 3001)
-  &&  Id >= 3002)
-
- BUILD <Query4> for <NamedDrawObj>   class::
-
-  if (Nam ==       Pre*
-  || (Nam ==   ??Mid???  || == Pre??Mid??   || ==     ??Post
-       || ==  Pre??Post  || == ??Mid???Post   || == Pre??Mid???Post)
-  && Id <= 7)
-      SEED          :=    1008; Swap     = False; RgnEntries =   135
-
- OUTER LOOP [  1] :  NewParts = 100 LookUps = 25 StuffParts = 10.
-
- Create 100 New Parts
- Create Part      1. Token[  4:       2].
-
-  <   100> Parts Created. CurrentId=   100
-
- Connect each instantiated Part TO 3 unique Parts
- Connect Part      1. Token[  4:       2]
-   Connect  Part     25. Token[  4:      26] FromList=    26.
-   Connect  Part     12. Token[  4:      13] FromList=    13.
-   Connect  Part     59. Token[  4:      60] FromList=    60.
-
- SET  <DrawObjs>    entries::
-      1. [  5:       5]  := <1       >; @[:     6]
-   Iteration count =   100
-
- SET  <NamedDrawObjs>  entries::
-      1. [  5:      39]  := <14      >;
-   Iteration count =    12
-
- SET  <LibRectangles>  entries::
-      1. [  5:      23]  := <8       >; @[:    24]
-   Iteration count =    12
-
- LIST <DbRectangles>   entries::
-       1. [   5:    23]
-   Iteration count =    12
-
- SET  <PersonNames  >  entries::
-   Iteration count =   250
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 100
- <   100> Part            images'  Committed.
-                 <     0> are Named.
- <    50> Point           images'  Committed.
- <    81> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  0:       0]. TestObj        Committed.
- <     0> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  0:       0]. CartesianPoint Committed.
- <     0> CartesianPoint  images'  Committed.
-
- BEGIN  Inner Loop Sequence::.
-
- INNER LOOP [   1:   1] :
-
- LOOK UP     25 Random Parts and Export each Part.
-
- LookUp for     26 parts; Asserts =     8
-       <Part2    >  Asserts =     2; NULL Asserts =     3.
-       <DrawObj  >  Asserts =     0; NULL Asserts =     5.
-       <NamedObj >  Asserts =     0; NULL Asserts =     0.
-       <Person   >  Asserts =     0; NULL Asserts =     5.
-       <TestObj  >  Asserts =    60; NULL Asserts =     0.
-
- DELETE      10 Random Parts.
-
-   PartDelete    :: Token[  4:      91].
-   PartDisconnect:: Token[  4:      91] id:=     90 for each link.
-   DisConnect  link    [   0]:=     50; PartToken[    51:    51].
-   DisConnect  link    [   1]:=     17; PartToken[    18:    18].
-   DisConnect  link    [   2]:=     72; PartToken[    73:    73].
-   DeleteFromList:: Vchunk[ 4:      91]. (*   1)
-   DisConnect  FromList[   0]:=    56;  Token[    57:    57].
-   Vlists[  89] :=   100;
-
- Delete for     11 parts;
-
- Traverse Count=     0
-
- TRAVERSE PartId[     6] and all Connections to  5 Levels
- SEED In Traverse Part [  4:      65] @ Level =  4.
-
- Traverse Count=   357
-       Traverse    Asserts =     5. True Tests =     1
- <     5> DrawObj         objects  DELETED.
-                 <     2> are Named.
- <     2> Point           objects  DELETED.
-
- CREATE 10 Additional Parts
-
- Create 10 New Parts
- Create Part    101. Token[  4:     102].
-
-  <    10> Parts Created. CurrentId=   110
-
- Connect each instantiated Part TO 3 unique Parts
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 110
- <    81> Part            images'  Committed.
-                 <     0> are Named.
- <    38> Point           images'  Committed.
- <    31> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Committed.
- <    15> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Committed.
- <    16> CartesianPoint  images'  Committed.
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Deleted.
- <    15> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Deleted.
- <    16> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-
- END INNER LOOP [   1:   1].
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- <     0> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- <     0> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-   STATUS= -201
-V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index 53a1c5599..000000000
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1097 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.022820                       # Number of seconds simulated
-sim_ticks                                 22819771500                       # Number of ticks simulated
-final_tick                                22819771500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 390933                       # Simulator instruction rate (inst/s)
-host_op_rate                                   390933                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              112084385                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 265424                       # Number of bytes of host memory used
-host_seconds                                   203.59                       # Real time elapsed on the host
-sim_insts                                    79591756                       # Number of instructions simulated
-sim_ops                                      79591756                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            414016                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10170944                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10584960                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       414016                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          414016                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7372608                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7372608                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               6469                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158921                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                165390                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          115197                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               115197                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst             18142864                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            445707530                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               463850394                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst        18142864                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total           18142864                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         323079835                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              323079835                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         323079835                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst            18142864                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           445707530                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              786930228                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        165390                       # Number of read requests accepted
-system.physmem.writeReqs                       115197                       # Number of write requests accepted
-system.physmem.readBursts                      165390                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     115197                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 10584512                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                       448                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7370752                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  10584960                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7372608                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        7                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               10310                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               10353                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               10221                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               10036                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10349                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               10326                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                9802                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               10209                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               10557                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               10617                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              10516                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10223                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              10279                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10557                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10475                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              10553                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7167                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7277                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                7300                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                7008                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7142                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7300                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6892                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7158                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7240                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7069                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7202                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7121                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               7069                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7390                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7350                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7483                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     22819740500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  165390                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 115197                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     51469                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     42313                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     37455                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     34126                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        18                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      585                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      604                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     2061                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4086                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     5723                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     7152                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     7161                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7176                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7208                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     7248                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7623                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7486                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     7552                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     9529                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     9432                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     7837                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     8541                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      945                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       29                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       16                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        44648                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      402.130084                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     240.586732                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     367.720381                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          13091     29.32%     29.32% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         8315     18.62%     47.94% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5360     12.01%     59.95% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2692      6.03%     65.98% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2549      5.71%     71.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1575      3.53%     75.22% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1705      3.82%     79.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1125      2.52%     81.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8236     18.45%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          44648                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          7096                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        23.304961                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       17.955367                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      317.126574                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           7095     99.99%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::26624-27647            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            7096                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          7096                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.229989                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.211978                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.816035                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               6480     91.32%     91.32% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 18      0.25%     91.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                334      4.71%     96.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                161      2.27%     98.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                 74      1.04%     99.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 24      0.34%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                  2      0.03%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  1      0.01%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::30                  2      0.03%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            7096                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     7131716500                       # Total ticks spent queuing
-system.physmem.totMemAccLat               10232647750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    826915000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       43122.43                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  61872.43                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         463.83                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         323.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      463.85                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      323.08                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           6.15                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       3.62                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      2.52                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.98                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.48                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     145971                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     89923                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   88.26                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.06                       # Row buffer hit rate for writes
-system.physmem.avgGap                        81328.57                       # Average gap between requests
-system.physmem.pageHitRate                      84.07                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  153103020                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   81361005                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 582666840                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                298813680                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           1398920640.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             1820142240                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy               87895200                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy        2523555300                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy        1884269760                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy         2191410645                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              11023267740                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              483.057740                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime            18596850000                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE      135529000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF       594334000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF     8155766000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN   4906976500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      3493009750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN   5534156250                       # Time in different power states
-system.physmem_1.actEnergy                  165747960                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   88078155                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 598167780                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                302363280                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           1429652640.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             1911531480                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy               82258560                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy        2724848520                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy        1880202720                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy         2026371015                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              11210189940                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              491.248979                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime            18411251500                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE      119903000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF       607208000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF     7539541250                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN   4896374750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      3681289750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN   5975454750                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                16458678                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          10655092                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            320474                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              8794743                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 7227596                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             82.180866                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1974394                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               3324                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           39317                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              31522                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             7795                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         2656                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     22495361                       # DTB read hits
-system.cpu.dtb.read_misses                     227004                       # DTB read misses
-system.cpu.dtb.read_acv                            16                       # DTB read access violations
-system.cpu.dtb.read_accesses                 22722365                       # DTB read accesses
-system.cpu.dtb.write_hits                    15803250                       # DTB write hits
-system.cpu.dtb.write_misses                     44602                       # DTB write misses
-system.cpu.dtb.write_acv                            6                       # DTB write access violations
-system.cpu.dtb.write_accesses                15847852                       # DTB write accesses
-system.cpu.dtb.data_hits                     38298611                       # DTB hits
-system.cpu.dtb.data_misses                     271606                       # DTB misses
-system.cpu.dtb.data_acv                            22                       # DTB access violations
-system.cpu.dtb.data_accesses                 38570217                       # DTB accesses
-system.cpu.itb.fetch_hits                    13713928                       # ITB hits
-system.cpu.itb.fetch_misses                     29641                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                13743569                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                         45639548                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           15527632                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      104958165                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    16458678                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches            9233512                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      28526394                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                  879432                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                       1335                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                 4713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles        342280                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  13713928                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                186437                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples           44842161                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.340613                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.113400                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 25352844     56.54%     56.54% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  1513864      3.38%     59.91% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  1375551      3.07%     62.98% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  1499198      3.34%     66.32% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  4186922      9.34%     75.66% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  1824752      4.07%     79.73% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                   669001      1.49%     81.22% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  1050081      2.34%     83.56% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                  7369948     16.44%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total             44842161                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.360623                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.299720                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 14899514                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              10738608                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  18272960                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles                588305                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 342774                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              3699945                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 98528                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              102994976                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                312859                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 342774                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 15240271                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 5029380                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          97820                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  18506228                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles               5625688                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              102003977                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                  6871                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                  88609                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                 422499                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                5043111                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands            61324692                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             123005722                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        122686459                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups            319262                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps              52546881                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                  8777811                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               5683                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts           5735                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                   2339310                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             23131891                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            16353716                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           1249387                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores           502474                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                   90699211                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                5558                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                  88573949                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued             67838                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        11113012                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined      4439512                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            975                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples      44842161                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.975238                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.240795                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            18402096     41.04%     41.04% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1             5711089     12.74%     53.77% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2             5105714     11.39%     65.16% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3             4382501      9.77%     74.93% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             4313150      9.62%     84.55% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5             2637224      5.88%     90.43% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             1940283      4.33%     94.76% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             1377321      3.07%     97.83% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8              972783      2.17%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total        44842161                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  241463      9.57%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.57% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                1168317     46.29%     55.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               1113838     44.13%     99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead                25      0.00%     99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite              417      0.02%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              49366935     55.74%     55.74% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                43991      0.05%     55.78% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     55.78% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd              121159      0.14%     55.92% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                  93      0.00%     55.92% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt              120693      0.14%     56.06% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                 63      0.00%     56.06% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.06% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv               39087      0.04%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             22887385     25.84%     81.94% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            15970151     18.03%     99.97% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead             459      0.00%     99.97% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite          23933      0.03%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total               88573949                       # Type of FU issued
-system.cpu.iq.rate                           1.940728                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     2524060                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.028497                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          223970516                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         101417859                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     86818116                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads              611441                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes             420538                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses       299902                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses               90792080                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                  305929                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1674439                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      2855253                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         5856                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        20836                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      1740339                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         3017                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        190756                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 342774                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 1435868                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles               3107979                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           100192818                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            116708                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              23131891                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             16353716                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               5558                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   3773                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents               3106841                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          20836                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         111267                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       152585                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               263852                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts              87883972                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              22722991                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts            689977                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                       9488049                       # number of nop insts executed
-system.cpu.iew.exec_refs                     38571182                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 15118040                       # Number of branches executed
-system.cpu.iew.exec_stores                   15848191                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.925610                       # Inst execution rate
-system.cpu.iew.wb_sent                       87519959                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      87118018                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  33843453                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  44250497                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.908827                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.764815                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts         8632074                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls            4583                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            223532                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples     43575084                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.027321                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.870724                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     22117259     50.76%     50.76% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1      6277727     14.41%     65.16% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      2900957      6.66%     71.82% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      1737731      3.99%     75.81% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1677521      3.85%     79.66% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1124025      2.58%     82.24% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      1202727      2.76%     85.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       795829      1.83%     86.82% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      5741308     13.18%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total     43575084                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             88340672                       # Number of instructions committed
-system.cpu.commit.committedOps               88340672                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       34890015                       # Number of memory references committed
-system.cpu.commit.loads                      20276638                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   13754477                       # Number of branches committed
-system.cpu.commit.fp_insts                     267754                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  77942044                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1661057                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      8748916      9.90%      9.90% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         44394798     50.25%     60.16% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult           41101      0.05%     60.20% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.20% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd         114304      0.13%     60.33% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp             84      0.00%     60.33% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt         113640      0.13%     60.46% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult            50      0.00%     60.46% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.46% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv          37764      0.04%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        20276331     22.95%     83.46% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       14611772     16.54%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead          307      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite         1605      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          88340672                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               5741308                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    133489180                       # The number of ROB reads
-system.cpu.rob.rob_writes                   195215826                       # The number of ROB writes
-system.cpu.timesIdled                           45373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          797387                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    79591756                       # Number of Instructions Simulated
-system.cpu.committedOps                      79591756                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.573421                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.573421                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.743921                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.743921                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                116327818                       # number of integer regfile reads
-system.cpu.int_regfile_writes                57658172                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                    255578                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                   240399                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                   38260                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            201413                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4069.948439                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            33978122                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            205509                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            165.336418                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         244590500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4069.948439                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993640                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993640                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         2488                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         1533                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          70808789                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         70808789                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     20418812                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20418812                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     13559258                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       13559258                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           52                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data      33978070                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         33978070                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     33978070                       # number of overall hits
-system.cpu.dcache.overall_hits::total        33978070                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       269399                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        269399                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1054119                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1054119                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      1323518                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        1323518                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      1323518                       # number of overall misses
-system.cpu.dcache.overall_misses::total       1323518                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  19371317500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  19371317500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  94432641988                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  94432641988                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 113803959488                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 113803959488                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 113803959488                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 113803959488                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20688211                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20688211                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     35301588                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     35301588                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     35301588                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     35301588                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013022                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.013022                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072134                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.072134                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.037492                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.037492                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.037492                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.037492                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71905.677081                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 71905.677081                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89584.422620                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 89584.422620                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 85985.955225                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 85985.955225                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 85985.955225                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 85985.955225                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs      7415690                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets          299                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs             82797                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.564719                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   149.500000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       168510                       # number of writebacks
-system.cpu.dcache.writebacks::total            168510                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       207284                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       207284                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       910725                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       910725                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      1118009                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      1118009                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      1118009                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      1118009                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        62115                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        62115                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143394                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143394                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       205509                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       205509                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       205509                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       205509                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3617431500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   3617431500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15283982713                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  15283982713                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18901414213                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  18901414213                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18901414213                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  18901414213                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003002                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003002                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009813                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009813                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005822                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005822                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005822                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005822                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58237.647911                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58237.647911                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106587.323828                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106587.323828                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91973.656691                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 91973.656691                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91973.656691                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 91973.656691                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements             90457                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1914.919853                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            13608920                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             92505                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            147.115507                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle       19216549500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1914.919853                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.935019                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.935019                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3         1462                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          27520357                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         27520357                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     13608920                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        13608920                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      13608920                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         13608920                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     13608920                       # number of overall hits
-system.cpu.icache.overall_hits::total        13608920                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       105006                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        105006                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       105006                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         105006                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       105006                       # number of overall misses
-system.cpu.icache.overall_misses::total        105006                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   2088801499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   2088801499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   2088801499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   2088801499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   2088801499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   2088801499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     13713926                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     13713926                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     13713926                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     13713926                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     13713926                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     13713926                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007657                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.007657                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.007657                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.007657                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19892.210912                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 19892.210912                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 19892.210912                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 19892.210912                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 19892.210912                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 19892.210912                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          683                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    42.687500                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        90457                       # number of writebacks
-system.cpu.icache.writebacks::total             90457                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst        12500                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total        12500                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst        12500                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total        12500                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst        12500                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total        12500                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        92506                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        92506                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        92506                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        92506                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        92506                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        92506                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1693618500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1693618500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1693618500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1693618500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1693618500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1693618500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006745                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006745                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006745                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.006745                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006745                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.006745                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18308.201630                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18308.201630                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18308.201630                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 18308.201630                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18308.201630                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 18308.201630                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           134872                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31840.102351                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             422133                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           167640                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             2.518092                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle       5003072000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   716.868966                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1773.767441                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 29349.465945                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.021877                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.054131                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.895675                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.971683                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         2733                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        28770                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1005                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          4886720                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         4886720                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks       168510                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       168510                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        90457                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        90457                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12581                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12581                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        86036                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        86036                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        34007                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        34007                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        86036                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        46588                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          132624                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        86036                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        46588                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         132624                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130815                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130815                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         6470                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         6470                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        28106                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        28106                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         6470                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158921                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        165391                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         6470                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158921                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       165391                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  14933033000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  14933033000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    647096000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    647096000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   3162742000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   3162742000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    647096000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  18095775000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  18742871000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    647096000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  18095775000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  18742871000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       168510                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       168510                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        90457                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        90457                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143396                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143396                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        92506                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        92506                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        62113                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        62113                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        92506                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       205509                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       298015                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        92506                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       205509                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       298015                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.912264                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.912264                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.069941                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.069941                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.452498                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.452498                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.069941                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.773304                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.554975                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.069941                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.773304                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.554975                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 114153.827925                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 114153.827925                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 100014.837713                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 100014.837713                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 112529.068526                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 112529.068526                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 100014.837713                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 113866.480830                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 113324.612585                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 100014.837713                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 113866.480830                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 113324.612585                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       115198                       # number of writebacks
-system.cpu.l2cache.writebacks::total           115198                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          111                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          111                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130815                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130815                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         6470                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         6470                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        28106                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        28106                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         6470                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158921                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       165391                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         6470                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158921                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       165391                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  13624883000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  13624883000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    582406000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    582406000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2881682000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2881682000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    582406000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  16506565000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  17088971000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    582406000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  16506565000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  17088971000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.912264                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.912264                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.069941                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.069941                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.452498                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.452498                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.069941                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.773304                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.554975                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.069941                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.773304                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.554975                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 104153.827925                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 104153.827925                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90016.383308                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 90016.383308                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 102529.068526                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102529.068526                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 90016.383308                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 103866.480830                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 103324.673048                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 90016.383308                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 103866.480830                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 103324.673048                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       589885                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       291870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         4237                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         4237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        154618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       283708                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        90457                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        52577                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143396                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143396                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        92506                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        62113                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       275468                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       612431                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            887899                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     11709568                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23937216                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           35646784                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      134872                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               7372672                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples       432887                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.009788                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.098448                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             428650     99.02%     99.02% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               4237      0.98%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         432887                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      553909500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     138764985                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.6                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     308272981                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        296135                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       130745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  22819771500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp              34575                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       115197                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            15548                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130815                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130815                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         34575                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       461525                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 461525                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17957568                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17957568                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            165390                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  165390    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              165390                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           779827500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          851966000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 0a31f5d4d..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index 871055fe1..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28067
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 1241902335500 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index d9427be27..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,836 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.241902                       # Number of seconds simulated
-sim_ticks                                1241902335500                       # Number of ticks simulated
-final_tick                               1241902335500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 473348                       # Simulator instruction rate (inst/s)
-host_op_rate                                   473348                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              321867657                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 255296                       # Number of bytes of host memory used
-host_seconds                                  3858.43                       # Real time elapsed on the host
-sim_insts                                  1826378509                       # Number of instructions simulated
-sim_ops                                    1826378509                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             61632                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         126178240                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            126239872                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        61632                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           61632                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     66092288                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          66092288                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                963                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1971535                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1972498                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1032692                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1032692                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                49627                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            101600775                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               101650402                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           49627                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              49627                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          53218587                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               53218587                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          53218587                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               49627                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           101600775                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              154868990                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       1972498                       # Number of read requests accepted
-system.physmem.writeReqs                      1032692                       # Number of write requests accepted
-system.physmem.readBursts                     1972498                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1032692                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                126161536                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     78336                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  66090880                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 126239872                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               66092288                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     1224                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              119357                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              114729                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              116715                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              118322                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              118352                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              118237                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              120696                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              125562                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              127868                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              130858                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             129451                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             131187                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             126743                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             125956                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             123338                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             123903                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               62004                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               62324                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               61320                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               62012                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               62437                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               63989                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               65066                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               66492                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               66230                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               66701                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              66337                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              66707                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              65162                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              65226                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              65630                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              65033                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1241902212500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 1972498                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1032692                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   1834002                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    137262                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        10                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    28680                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    29758                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    55879                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    61072                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    61319                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    61406                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    61263                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    61215                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    61129                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    61163                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    61122                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    61175                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    61200                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    61213                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    61359                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    61719                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    61033                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    60943                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       28                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1848577                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      103.999494                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      81.158472                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     130.975371                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        1464855     79.24%     79.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       267102     14.45%     93.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        48426      2.62%     96.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        20608      1.11%     97.43% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        12613      0.68%     98.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         7404      0.40%     98.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5582      0.30%     98.81% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         4649      0.25%     99.06% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        17338      0.94%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1848577                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         60747                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        32.448697                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       23.033030                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      139.766082                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           60580     99.73%     99.73% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023          126      0.21%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535           11      0.02%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047            5      0.01%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559            4      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071            4      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583            2      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095            3      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607            3      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119            3      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           60747                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         60747                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.999523                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.968024                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.037878                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              30790     50.69%     50.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1097      1.81%     52.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              26995     44.44%     96.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               1834      3.02%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                 26      0.04%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                  5      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           60747                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    58523135000                       # Total ticks spent queuing
-system.physmem.totMemAccLat               95484522500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   9856370000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       29687.98                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  48437.98                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         101.59                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          53.22                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      101.65                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       53.22                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.21                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.79                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.42                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.02                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        25.33                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     727297                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    428065                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   36.89                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  41.45                       # Row buffer hit rate for writes
-system.physmem.avgGap                       413252.48                       # Average gap between requests
-system.physmem.pageHitRate                      38.46                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 6395269440                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 3399162525                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                6797065800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               2639461680                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           75004519200.000015                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            46893448560                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             2685169920                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy      246120093660                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy       85384513440                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        94763106600                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy             570117979365                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              459.068285                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           1131989083250                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE     3611832250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     31797904000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF   369900280750                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN 222356311250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     74502708250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN 539733299000                       # Time in different power states
-system.physmem_1.actEnergy                 6803606040                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 3616187190                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                7277830560                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               2751075720                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           76383156720.000015                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            47598512910                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy             2658705600                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy      254833635780                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy       85755552000                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        89279622225                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy             576994094775                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              464.605041                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           1130512338500                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE     3468880500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     32377406000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF   348347909000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN 223320346000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     75543655250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN 558844138750                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups               246965199                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         186917374                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          15586746                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            168139701                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               165606683                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             98.493504                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                18556232                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect             106082                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups             314                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits                 63                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses              251                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    453404968                       # DTB read hits
-system.cpu.dtb.read_misses                    5001226                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                458406194                       # DTB read accesses
-system.cpu.dtb.write_hits                   161377184                       # DTB write hits
-system.cpu.dtb.write_misses                   1709229                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               163086413                       # DTB write accesses
-system.cpu.dtb.data_hits                    614782152                       # DTB hits
-system.cpu.dtb.data_misses                    6710455                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                621492607                       # DTB accesses
-system.cpu.itb.fetch_hits                   600133421                       # ITB hits
-system.cpu.itb.fetch_misses                        19                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               600133440                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       2483804671                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1826378509                       # Number of instructions committed
-system.cpu.committedOps                    1826378509                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      55133015                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.359962                       # CPI: cycles per instruction
-system.cpu.ipc                               0.735315                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            83736345      4.58%      4.58% # Class of committed instruction
-system.cpu.op_class_0::IntAlu              1129914150     61.87%     66.45% # Class of committed instruction
-system.cpu.op_class_0::IntMult                     75      0.00%     66.45% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     66.45% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                805244      0.04%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                    13      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                   100      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                   11      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                    24      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::MemRead              449492662     24.61%     91.11% # Class of committed instruction
-system.cpu.op_class_0::MemWrite             162429751      8.89%    100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead                79      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite               55      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total               1826378509                       # Class of committed instruction
-system.cpu.tickCycles                      2082494897                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                       401309774                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements           9121955                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4080.932596                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           602775567                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9126051                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             66.049989                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       17009517500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4080.932596                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.996321                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.996321                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1466                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2515                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1233653477                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1233653477                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    444296125                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       444296125                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    158479442                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      158479442                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     602775567                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        602775567                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    602775567                       # number of overall hits
-system.cpu.dcache.overall_hits::total       602775567                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7239086                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7239086                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      2249060                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      2249060                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      9488146                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9488146                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9488146                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9488146                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 201399177000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 201399177000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 119572112000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 119572112000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 320971289000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 320971289000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 320971289000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 320971289000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    451535211                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    451535211                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    612263713                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    612263713                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    612263713                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    612263713                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016032                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.016032                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013993                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.013993                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.015497                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.015497                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.015497                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.015497                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27821.078103                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 27821.078103                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53165.372200                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 53165.372200                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 33828.662523                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 33828.662523                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 33828.662523                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 33828.662523                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3671979                       # number of writebacks
-system.cpu.dcache.writebacks::total           3671979                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          365                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       361730                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       361730                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       362095                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       362095                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       362095                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       362095                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7238721                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7238721                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1887330                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1887330                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9126051                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9126051                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9126051                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9126051                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 194152625000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 194152625000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  91149337000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  91149337000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 285301962000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 285301962000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 285301962000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 285301962000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016031                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016031                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011742                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011742                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014905                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.014905                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014905                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.014905                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26821.399112                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26821.399112                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48295.389254                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48295.389254                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31262.367699                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 31262.367699                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31262.367699                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 31262.367699                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 3                       # number of replacements
-system.cpu.icache.tags.tagsinuse           754.212981                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           600132458                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               963                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          623190.506750                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   754.212981                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.368268                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.368268                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          960                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1200267805                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1200267805                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    600132458                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       600132458                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     600132458                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        600132458                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    600132458                       # number of overall hits
-system.cpu.icache.overall_hits::total       600132458                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          963                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           963                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          963                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            963                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          963                       # number of overall misses
-system.cpu.icache.overall_misses::total           963                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     93461000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     93461000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     93461000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     93461000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     93461000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     93461000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    600133421                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    600133421                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    600133421                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    600133421                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    600133421                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    600133421                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 97051.921080                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 97051.921080                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 97051.921080                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 97051.921080                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 97051.921080                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 97051.921080                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            3                       # number of writebacks
-system.cpu.icache.writebacks::total                 3                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          963                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          963                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          963                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          963                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          963                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          963                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     92498000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     92498000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     92498000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     92498000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     92498000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     92498000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 96051.921080                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96051.921080                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 96051.921080                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 96051.921080                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 96051.921080                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 96051.921080                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements          1940051                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31462.306469                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           16275911                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1972819                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             8.250078                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      89697966000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     7.975185                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    42.025867                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31412.305417                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000243                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001283                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.958627                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.960153                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2816                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         7096                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        21807                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        147964595                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       147964595                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3671979                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3671979                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            3                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            3                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1095271                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1095271                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6059245                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6059245                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7154516                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7154516                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7154516                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7154516                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       792059                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       792059                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          963                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          963                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1179476                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1179476                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          963                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1971535                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1972498                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          963                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1971535                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1972498                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  76750433500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  76750433500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     91051000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     91051000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 119656496500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 119656496500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     91051000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 196406930000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 196497981000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     91051000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 196406930000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 196497981000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3671979                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3671979                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1887330                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1887330                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          963                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          963                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7238721                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7238721                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          963                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9126051                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9127014                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          963                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9126051                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9127014                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.419672                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.419672                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.162940                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.162940                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.216034                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.216116                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.216034                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.216116                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96899.894452                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96899.894452                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 94549.325026                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 94549.325026                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 101448.860765                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 101448.860765                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 94549.325026                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 99621.325515                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 99618.849297                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 94549.325026                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 99621.325515                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 99618.849297                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1032692                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1032692                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       792059                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       792059                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          963                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          963                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1179476                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1179476                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          963                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1971535                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1972498                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          963                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1971535                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1972498                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  68829843500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  68829843500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     81421000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     81421000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 107861736500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 107861736500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     81421000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 176691580000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 176773001000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     81421000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 176691580000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 176773001000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.419672                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.419672                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.162940                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162940                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.216034                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.216116                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.216034                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.216116                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86899.894452                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86899.894452                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84549.325026                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 84549.325026                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91448.860765                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91448.860765                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84549.325026                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 89621.325515                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 89618.849297                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84549.325026                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 89621.325515                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 89618.849297                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18248972                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9121958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1442                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp       7239684                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4704671                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            3                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6357335                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1887330                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1887330                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          963                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7238721                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1929                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27374057                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27375986                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    819073920                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          819135744                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1940051                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic              66092288                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples     11067065                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000130                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.011414                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11065623     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1442      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11067065                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12796468000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1444500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13689076500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests       3911349                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests      1938851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 1241902335500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp            1180439                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1032692                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           906159                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            792059                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           792059                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1180439                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5883847                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5883847                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    192332160                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               192332160                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples           1972498                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 1972498    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             1972498                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8507556000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        10783034500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index 1d1d7a36d..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index 03b7f79ab..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:44
-gem5 executing on e108600-lin, pid 28058
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 684199968000 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index 6249c394a..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1119 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.684200                       # Number of seconds simulated
-sim_ticks                                684199968000                       # Number of ticks simulated
-final_tick                               684199968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 295566                       # Simulator instruction rate (inst/s)
-host_op_rate                                   295566                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              116486932                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 257340                       # Number of bytes of host memory used
-host_seconds                                  5873.62                       # Real time elapsed on the host
-sim_insts                                  1736043781                       # Number of instructions simulated
-sim_ops                                    1736043781                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             60736                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         126674880                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            126735616                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        60736                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           60736                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     66206592                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          66206592                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                949                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1979295                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1980244                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1034478                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1034478                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                88769                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            185143066                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               185231836                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           88769                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              88769                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          96764974                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               96764974                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          96764974                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               88769                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           185143066                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              281996809                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       1980244                       # Number of read requests accepted
-system.physmem.writeReqs                      1034478                       # Number of write requests accepted
-system.physmem.readBursts                     1980244                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1034478                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                126652288                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     83328                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  66205120                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 126735616                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               66206592                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     1302                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              119682                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              115093                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              117079                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              118658                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              118799                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              118596                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              121104                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              126057                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              128556                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              131368                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             130043                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             131744                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             127398                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             126519                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             123764                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             124482                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               62070                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               62408                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               61409                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               62103                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               62566                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               64096                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               65160                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               66609                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               66404                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               66820                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              66475                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              66816                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              65322                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              65320                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              65711                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              65166                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    684199865500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 1980244                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1034478                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   1615224                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    253124                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     75634                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     34936                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        22                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    24649                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    26003                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    51175                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    58148                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    60543                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    61668                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    61807                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    61824                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    61855                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    61800                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    61827                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    61964                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    62117                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    62700                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    64398                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    66372                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    62691                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    62546                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      314                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       39                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       10                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1786108                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      107.975625                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      82.936522                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     138.228671                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        1386417     77.62%     77.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       276583     15.49%     93.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        52891      2.96%     96.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        20920      1.17%     97.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        12358      0.69%     97.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         6524      0.37%     98.30% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5164      0.29%     98.59% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         3751      0.21%     98.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        21500      1.20%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1786108                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         61165                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        32.352277                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       22.914892                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      140.448273                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           60991     99.72%     99.72% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023          137      0.22%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535            7      0.01%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047            4      0.01%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559            5      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071            4      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583            2      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095            3      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607            2      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119            4      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-15871            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           61165                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         61165                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.912532                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.877578                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.101156                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              34708     56.74%     56.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1369      2.24%     58.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              21665     35.42%     94.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               2721      4.45%     98.85% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                576      0.94%     99.79% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                109      0.18%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 15      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  2      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           61165                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    56581400750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               93686563250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   9894710000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       28591.74                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  47341.74                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         185.11                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          96.76                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      185.23                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       96.76                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           2.20                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.45                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.76                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.11                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.71                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     796002                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    431282                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   40.22                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  41.69                       # Row buffer hit rate for writes
-system.physmem.avgGap                       226952.89                       # Average gap between requests
-system.physmem.pageHitRate                      40.73                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 6177735060                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 3283540260                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                6819185520                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               2643517620                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           44816475600.000008                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            37044798750                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             1443275040                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy      170396037690                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy       31359460320                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        36616359660                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy             340610162070                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              497.822532                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime           599184631500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE     1534958250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     18981984000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF   143840379000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN  81664935250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     64497738500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN 373679973000                       # Time in different power states
-system.physmem_1.actEnergy                 6575111760                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 3494739600                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                7310460360                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               2756337480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           45376412640.000008                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            37526229300                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy             1410684000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy      175219175340                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy       30265452000                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        34407180735                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy             344356241235                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              503.297652                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime           598199672750                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE     1433387500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     19217296000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF   135130926250                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN  78815070250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     65349556500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN 384253731500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups               409436754                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         318234486                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          15963820                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            282367334                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               278623697                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             98.674196                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                26172484                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 47                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           12628                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               1002                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            11626                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    645003218                       # DTB read hits
-system.cpu.dtb.read_misses                   12159343                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                657162561                       # DTB read accesses
-system.cpu.dtb.write_hits                   218108239                       # DTB write hits
-system.cpu.dtb.write_misses                   7507876                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               225616115                       # DTB write accesses
-system.cpu.dtb.data_hits                    863111457                       # DTB hits
-system.cpu.dtb.data_misses                   19667219                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                882778676                       # DTB accesses
-system.cpu.itb.fetch_hits                   420694791                       # ITB hits
-system.cpu.itb.fetch_misses                        37                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               420694828                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       1368399937                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles          431834940                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                     3410573803                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   409436754                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          304797183                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     913784247                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                45380414                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          1708                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 420694791                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes               8284167                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples         1368311169                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.492543                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.138689                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                743223403     54.32%     54.32% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 47685517      3.48%     57.80% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 24183643      1.77%     59.57% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 45097399      3.30%     62.87% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                142825430     10.44%     73.30% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                 65953370      4.82%     78.12% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                 43585313      3.19%     81.31% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                 29408397      2.15%     83.46% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                226348697     16.54%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total           1368311169                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.299208                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.492381                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                353769261                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             432754726                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 524267891                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              34829792                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles               22689499                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             62032551                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                   750                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts             3256358950                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                  2045                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles               22689499                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                372017301                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles               224454621                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles           9976                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 537214927                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles             211924845                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts             3173979679                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents               1947204                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents               21862090                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents              161736150                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents               34961727                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands          2371970000                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            4117940809                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       4117804241                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups            136567                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps            1376202963                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                995767037                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            143                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  99713027                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            717292360                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           272467386                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          90468830                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         58360421                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                 2884387847                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 125                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                2620166340                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           1550282                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined      1148344190                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    502911540                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             96                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples    1368311169                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.914891                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.143845                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           564702258     41.27%     41.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           169734991     12.40%     53.67% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           158008570     11.55%     65.22% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3           149164272     10.90%     76.12% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4           126054849      9.21%     85.34% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            84104604      6.15%     91.48% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6            68048276      4.97%     96.46% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7            34057471      2.49%     98.94% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8            14435878      1.06%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total      1368311169                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                13157745     35.86%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               18955559     51.65%     87.51% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               4574949     12.47%     99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead                21      0.00%     99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite             8342      0.02%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu            1716973131     65.53%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                  113      0.00%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd              895059      0.03%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                  21      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                 165      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                 32      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                  25      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            671606942     25.63%     91.20% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           230625627      8.80%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead             214      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite          65011      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total             2620166340                       # Type of FU issued
-system.cpu.iq.rate                           1.914766                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    36696616                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.014005                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         6644950011                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes        4031627633                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses   2518705843                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads             1940736                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            1246935                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses       885827                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses             2655894066                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                  968890                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         69399237                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads    272696697                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses       372755                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation       144718                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores    111738884                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads          276                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked       6347426                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles               22689499                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles               153700665                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles              24607409                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts          3035418130                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts           6594075                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             717292360                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            272467386                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                125                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 793020                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents              24069505                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents         144718                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect       10634250                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      8701065                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts             19335315                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts            2575033857                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             657162570                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          45132483                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                     151030158                       # number of nop insts executed
-system.cpu.iew.exec_refs                    882778753                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                315511040                       # Number of branches executed
-system.cpu.iew.exec_stores                  225616183                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.881785                       # Inst execution rate
-system.cpu.iew.wb_sent                     2549403036                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                    2519591670                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                1487461563                       # num instructions producing a value
-system.cpu.iew.wb_consumers                1918503373                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.841268                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.775324                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       998993468                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts          15963112                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples   1230277663                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.479162                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.528603                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    741569515     60.28%     60.28% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    159647987     12.98%     73.25% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     79500884      6.46%     79.72% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     52016561      4.23%     83.94% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     28471103      2.31%     86.26% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5     19445294      1.58%     87.84% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6     19999560      1.63%     89.46% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7     23041626      1.87%     91.34% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8    106585133      8.66%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total   1230277663                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts           1819780126                       # Number of instructions committed
-system.cpu.commit.committedOps             1819780126                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      605324165                       # Number of memory references committed
-system.cpu.commit.loads                     444595663                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                  214632552                       # Number of branches committed
-system.cpu.commit.fp_insts                     805525                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                1718967519                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             16767440                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     83736345      4.60%      4.60% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu       1129914149     62.09%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult              75      0.00%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd         805244      0.04%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp             13      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt            100      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult            11      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv             24      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       444595584     24.43%     91.17% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite      160728448      8.83%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead           79      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite           54      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total        1819780126                       # Class of committed instruction
-system.cpu.commit.bw_lim_events             106585133                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   3856686924                       # The number of ROB reads
-system.cpu.rob.rob_writes                  5775715040                       # The number of ROB writes
-system.cpu.timesIdled                             709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           88768                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                  1736043781                       # Number of Instructions Simulated
-system.cpu.committedOps                    1736043781                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.788229                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.788229                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.268667                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.268667                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               3463738117                       # number of integer regfile reads
-system.cpu.int_regfile_writes              2019389646                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                     39803                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                      598                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                      25                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements           9207265                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4087.531672                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           712311191                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9211361                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             77.329636                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        5174346500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4087.531672                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997933                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997933                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          666                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         2980                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1470218079                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1470218079                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    556814159                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       556814159                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    155497028                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      155497028                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data            4                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     712311187                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        712311187                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    712311187                       # number of overall hits
-system.cpu.dcache.overall_hits::total       712311187                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data     12960693                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total      12960693                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      5231474                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      5231474                       # number of WriteReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data     18192167                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total       18192167                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data     18192167                       # number of overall misses
-system.cpu.dcache.overall_misses::total      18192167                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 452018170000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 452018170000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 345871511780                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 345871511780                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        79500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 797889681780                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 797889681780                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 797889681780                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 797889681780                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    569774852                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    569774852                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    730503354                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    730503354                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    730503354                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    730503354                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022747                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.022747                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032549                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.032549                       # miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.024904                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.024904                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.024904                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.024904                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34876.080315                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 34876.080315                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66113.587066                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 66113.587066                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        79500                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 43858.968631                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 43858.968631                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 43858.968631                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 43858.968631                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs     16718017                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets     10716708                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs           1109373                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets           69036                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.069789                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   155.233617                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3713171                       # number of writebacks
-system.cpu.dcache.writebacks::total           3713171                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      5628505                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      5628505                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data      3352302                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total      3352302                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      8980807                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      8980807                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      8980807                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      8980807                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7332188                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7332188                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1879172                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1879172                       # number of WriteReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9211360                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9211360                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9211360                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9211360                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 194855974500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 194855974500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  91510360097                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  91510360097                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 286366334597                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 286366334597                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 286366334597                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 286366334597                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012869                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012869                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012610                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.012610                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012610                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.012610                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26575.419847                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26575.419847                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48697.170933                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48697.170933                       # average WriteReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        78500                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31088.388099                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 31088.388099                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31088.388099                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 31088.388099                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 1                       # number of replacements
-system.cpu.icache.tags.tagsinuse           753.632230                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           420693280                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          443301.664910                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   753.632230                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.367984                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.367984                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          948                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          882                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         841390531                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        841390531                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst    420693280                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       420693280                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     420693280                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        420693280                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    420693280                       # number of overall hits
-system.cpu.icache.overall_hits::total       420693280                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         1511                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1511                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         1511                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1511                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         1511                       # number of overall misses
-system.cpu.icache.overall_misses::total          1511                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    138965499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    138965499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    138965499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    138965499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    138965499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    138965499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    420694791                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    420694791                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    420694791                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    420694791                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    420694791                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    420694791                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91969.225017                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 91969.225017                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 91969.225017                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 91969.225017                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 91969.225017                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 91969.225017                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs   115.666667                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
-system.cpu.icache.writebacks::total                 1                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          562                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          562                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          562                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          562                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          562                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          562                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          949                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          949                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          949                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          949                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93919999                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     93919999                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93919999                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     93919999                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93919999                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     93919999                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98967.332982                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98967.332982                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98967.332982                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 98967.332982                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98967.332982                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 98967.332982                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements          1947802                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32040.149631                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           16438766                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1980570                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             8.300018                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      28106474000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     8.660797                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    25.112733                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 32006.376101                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000264                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.000766                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.976757                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.977788                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         3407                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          643                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        13986                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        14548                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        149337178                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       149337178                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3713171                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3713171                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            1                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1095576                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1095576                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6136490                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6136490                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7232066                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7232066                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7232066                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7232066                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       783612                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       783612                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          949                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          949                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1195683                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1195683                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          949                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1979295                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1980244                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          949                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1979295                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1980244                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  76631269000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  76631269000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     92491000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     92491000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 118466842500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 118466842500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     92491000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 195098111500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 195190602500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     92491000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 195098111500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 195190602500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3713171                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3713171                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1879188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1879188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          949                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          949                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7332173                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7332173                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          949                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9211361                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9212310                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          949                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9211361                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9212310                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.416995                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.416995                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.163073                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.163073                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.214875                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.214956                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.214875                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.214956                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 97792.362802                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 97792.362802                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 97461.538462                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 97461.538462                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99078.804750                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99078.804750                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 97461.538462                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 98569.496462                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 98568.965491                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 97461.538462                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 98569.496462                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 98568.965491                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1034478                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1034478                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          240                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          240                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       783612                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       783612                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          949                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          949                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1195683                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1195683                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          949                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1979295                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1980244                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          949                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1979295                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1980244                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  68795149000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  68795149000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     83001000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     83001000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 106510012500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 106510012500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     83001000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 175305161500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 175388162500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     83001000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 175305161500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 175388162500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.416995                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.416995                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.163073                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.163073                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.214875                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.214956                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.214875                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.214956                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87792.362802                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 87792.362802                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87461.538462                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 87461.538462                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89078.804750                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89078.804750                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87461.538462                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88569.496462                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 88568.965491                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87461.538462                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88569.496462                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 88568.965491                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18419576                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9207266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1448                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp       7333122                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4747649                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6407418                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1879188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1879188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          949                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7332173                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1899                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27629987                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27631886                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        60800                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    827170048                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          827230848                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1947802                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic              66206592                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples     11160112                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000130                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.011390                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11158664     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1448      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11160112                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12922960000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1423500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13817041500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          2.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests       3926838                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests      1946594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 684199968000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp            1196632                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1034478                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           912116                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            783612                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           783612                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1196632                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5907082                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5907082                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    192942208                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               192942208                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples           1980244                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 1980244    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             1980244                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8533086500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        10770167500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 346da75e3..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index d6f6a9638..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:29
-gem5 executing on e108600-lin, pid 4310
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 913189263000 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index 9f7e15391..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.913189                       # Number of seconds simulated
-sim_ticks                                913189263000                       # Number of ticks simulated
-final_tick                               913189263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                3052391                       # Simulator instruction rate (inst/s)
-host_op_rate                                  3052390                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1531729085                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 242484                       # Number of bytes of host memory used
-host_seconds                                   596.18                       # Real time elapsed on the host
-sim_insts                                  1819780127                       # Number of instructions simulated
-sim_ops                                    1819780127                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 913189263000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst        7305514036                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1974795935                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           9280309971                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   7305514036                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      7305514036                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      827777307                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         827777307                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst         1826378509                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          444595663                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            2270974172                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         160728502                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            160728502                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999999926                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2162526450                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10162526375                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999999926                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999999926                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           906468506                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              906468506                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999999926                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3068994956                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11068994882                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 913189263000                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    444595663                       # DTB read hits
-system.cpu.dtb.read_misses                    4897078                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                449492741                       # DTB read accesses
-system.cpu.dtb.write_hits                   160728502                       # DTB write hits
-system.cpu.dtb.write_misses                   1701304                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               162429806                       # DTB write accesses
-system.cpu.dtb.data_hits                    605324165                       # DTB hits
-system.cpu.dtb.data_misses                    6598382                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                611922547                       # DTB accesses
-system.cpu.itb.fetch_hits                  1826378509                       # ITB hits
-system.cpu.itb.fetch_misses                        18                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses              1826378527                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    913189263000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       1826378527                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1819780127                       # Number of instructions committed
-system.cpu.committedOps                    1819780127                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1725565901                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 805526                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534877                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    164021647                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1725565901                       # number of integer instructions
-system.cpu.num_fp_insts                        805526                       # number of float instructions
-system.cpu.num_int_register_reads          2347934659                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1376202618                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                  357                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                 345                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     611922547                       # number of memory refs
-system.cpu.num_load_insts                   449492741                       # Number of load instructions
-system.cpu.num_store_insts                  162429806                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 1826378527                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         214632552                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              83736345      4.58%      4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu                1129914150     61.87%     66.45% # Class of executed instruction
-system.cpu.op_class::IntMult                       75      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  805244      0.04%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      13      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt                     100      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult                     11      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv                      24      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::MemRead                449492662     24.61%     91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite               162429751      8.89%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                  79      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                 55      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1826378509                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 913189263000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq          2270974172                       # Transaction distribution
-system.membus.trans_dist::ReadResp         2270974172                       # Transaction distribution
-system.membus.trans_dist::WriteReq          160728502                       # Transaction distribution
-system.membus.trans_dist::WriteResp         160728502                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   3652757018                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port   1210648330                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             4863405348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   7305514036                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   2802573242                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total             10108087278                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples        2431702674                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0              2431702674    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total          2431702674                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index b0859ad68..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index eae87e351..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:29
-gem5 executing on e108600-lin, pid 4312
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 2636719559500 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index 6af37cfb2..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,566 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  2.639614                       # Number of seconds simulated
-sim_ticks                                2639613874500                       # Number of ticks simulated
-final_tick                               2639613874500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2013574                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2013574                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2920714569                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 253500                       # Number of bytes of host memory used
-host_seconds                                   903.76                       # Real time elapsed on the host
-sim_insts                                  1819780127                       # Number of instructions simulated
-sim_ops                                    1819780127                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             51328                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         126106432                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            126157760                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        51328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           51328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     66087296                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          66087296                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                802                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1970413                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1971215                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1032614                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1032614                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                19445                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             47774575                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                47794021                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           19445                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              19445                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          25036729                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               25036729                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          25036729                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               19445                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            47774575                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               72830749                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    444595663                       # DTB read hits
-system.cpu.dtb.read_misses                    4897078                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                449492741                       # DTB read accesses
-system.cpu.dtb.write_hits                   160728502                       # DTB write hits
-system.cpu.dtb.write_misses                   1701304                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               162429806                       # DTB write accesses
-system.cpu.dtb.data_hits                    605324165                       # DTB hits
-system.cpu.dtb.data_misses                    6598382                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                611922547                       # DTB accesses
-system.cpu.itb.fetch_hits                  1826378510                       # ITB hits
-system.cpu.itb.fetch_misses                        18                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses              1826378528                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                       5279227749                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1819780127                       # Number of instructions committed
-system.cpu.committedOps                    1819780127                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1725565901                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 805526                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534877                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    164021647                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1725565901                       # number of integer instructions
-system.cpu.num_fp_insts                        805526                       # number of float instructions
-system.cpu.num_int_register_reads          2347934659                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1376202618                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                  357                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                 345                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     611922547                       # number of memory refs
-system.cpu.num_load_insts                   449492741                       # Number of load instructions
-system.cpu.num_store_insts                  162429806                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 5279227749                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         214632552                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              83736345      4.58%      4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu                1129914150     61.87%     66.45% # Class of executed instruction
-system.cpu.op_class::IntMult                       75      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  805244      0.04%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      13      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt                     100      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult                     11      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv                      24      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::MemRead                449492662     24.61%     91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite               162429751      8.89%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                  79      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                 55      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1826378509                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements           9107638                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4079.303630                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           596212431                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9111734                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             65.433476                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       41048093500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4079.303630                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995924                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995924                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1191                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2646                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1219760064                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1219760064                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data    437373249                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       437373249                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    158839182                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      158839182                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     596212431                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        596212431                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    596212431                       # number of overall hits
-system.cpu.dcache.overall_hits::total       596212431                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7222414                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7222414                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1889320                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1889320                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      9111734                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9111734                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9111734                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9111734                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 152711735000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 152711735000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  64261460000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  64261460000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 216973195000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 216973195000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 216973195000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 216973195000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    444595663                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    444595663                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    605324165                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    605324165                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    605324165                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    605324165                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016245                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.016245                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011755                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.011755                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.015053                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.015053                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.015053                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.015053                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21144.140311                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 21144.140311                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34013.009972                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 34013.009972                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23812.503196                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23812.503196                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23812.503196                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23812.503196                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3664823                       # number of writebacks
-system.cpu.dcache.writebacks::total           3664823                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7222414                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7222414                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1889320                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1889320                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9111734                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9111734                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9111734                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9111734                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 145489321000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 145489321000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  62372140000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  62372140000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 207861461000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 207861461000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 207861461000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 207861461000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016245                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016245                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011755                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011755                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015053                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.015053                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015053                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.015053                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20144.140311                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20144.140311                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33013.009972                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33013.009972                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22812.503196                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22812.503196                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22812.503196                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22812.503196                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 1                       # number of replacements
-system.cpu.icache.tags.tagsinuse           612.633318                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs          1826377708                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               802                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          2277278.937656                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   612.633318                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.299137                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.299137                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.391113                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        3652757822                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       3652757822                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst   1826377708                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total      1826377708                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst    1826377708                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total       1826377708                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst   1826377708                       # number of overall hits
-system.cpu.icache.overall_hits::total      1826377708                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          802                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           802                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          802                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            802                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          802                       # number of overall misses
-system.cpu.icache.overall_misses::total           802                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     50541500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     50541500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     50541500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     50541500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     50541500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     50541500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst   1826378510                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total   1826378510                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst   1826378510                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total   1826378510                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst   1826378510                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total   1826378510                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63019.326683                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 63019.326683                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 63019.326683                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 63019.326683                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 63019.326683                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 63019.326683                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
-system.cpu.icache.writebacks::total                 1                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          802                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          802                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          802                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          802                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          802                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          802                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49739500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     49739500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49739500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     49739500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49739500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     49739500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62019.326683                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62019.326683                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62019.326683                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 62019.326683                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62019.326683                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 62019.326683                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements          1938767                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31260.683710                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           16248398                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1971535                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             8.241496                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     217871689000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     8.109026                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    38.419408                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31214.155276                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000247                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001172                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.952580                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.954000                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2920                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1281                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27794                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        147732935                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       147732935                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3664823                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3664823                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            1                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1095314                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1095314                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6046007                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6046007                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7141321                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7141321                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7141321                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7141321                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       794006                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       794006                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          802                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          802                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1176407                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1176407                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          802                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1970413                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1971215                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          802                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1970413                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1971215                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  48037363000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  48037363000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     48529000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     48529000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  71172626500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  71172626500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     48529000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 119209989500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 119258518500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     48529000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 119209989500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 119258518500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3664823                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3664823                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1889320                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1889320                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          802                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          802                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7222414                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7222414                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          802                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9111734                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9112536                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          802                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9111734                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9112536                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.420260                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.420260                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.162883                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.162883                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.216250                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.216319                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.216250                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.216319                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        60500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        60500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60509.975062                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60509.975062                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500.002550                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500.002550                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60509.975062                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500.001523                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60500.005580                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60509.975062                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500.001523                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60500.005580                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1032614                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1032614                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       794006                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       794006                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          802                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1176407                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1176407                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          802                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1970413                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1971215                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          802                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1970413                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1971215                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  40097303000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  40097303000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     40509000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     40509000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  59408556500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  59408556500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     40509000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  99505859500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  99546368500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     40509000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  99505859500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  99546368500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.420260                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.420260                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.162883                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162883                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.216250                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.216319                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.216250                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.216319                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        50500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        50500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50509.975062                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50509.975062                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500.002550                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500.002550                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50509.975062                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500.001523                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.005580                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50509.975062                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500.001523                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.005580                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18220175                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9107639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1292                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1292                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp       7223216                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4697437                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6348968                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1889320                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1889320                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          802                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7222414                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1605                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27331106                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27332711                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        51392                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    817699648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          817751040                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1938767                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic              66087296                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples     11051303                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000117                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.010812                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11050011     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1292      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11051303                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12774911500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1203000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13667601000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests       3908932                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests      1937717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 2639613874500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp            1177209                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1032614                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           905103                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            794006                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           794006                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1177209                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5880147                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5880147                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    192245056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               192245056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples           1971215                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 1971215    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             1971215                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8039396000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         9856075000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 35828777f..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=twolf smred
-cwd=build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/twolf
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index 4b089cf00..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:43
-gem5 executing on e108600-lin, pid 28042
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/70.twolf/alpha/tru64/minor-timing
-
-Couldn't unlink  build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sav
-Couldn't unlink  build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sv2
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-         Yale University
-  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
- 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
- 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
- 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
- 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
- 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
- 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
-106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
-122 123 124 Exiting @ tick 53437621500 because target called exit()
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 40657583a..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,795 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.053438                       # Number of seconds simulated
-sim_ticks                                 53437621500                       # Number of ticks simulated
-final_tick                                53437621500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 468238                       # Simulator instruction rate (inst/s)
-host_op_rate                                   468238                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              272260061                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 257916                       # Number of bytes of host memory used
-host_seconds                                   196.27                       # Real time elapsed on the host
-sim_insts                                    91903089                       # Number of instructions simulated
-sim_ops                                      91903089                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            202880                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            137728                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               340608                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       202880                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          202880                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3170                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2152                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5322                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              3796576                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              2577360                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 6373936                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         3796576                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            3796576                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             3796576                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             2577360                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6373936                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          5322                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        5322                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   340608                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    340608                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 468                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 295                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 308                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 524                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 224                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 238                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 222                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 289                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 254                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 282                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                254                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                261                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                410                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                344                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                501                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                448                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     53437285500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    5322                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      4860                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       449                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        13                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          981                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      347.009174                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     213.710292                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     326.985210                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            311     31.70%     31.70% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          198     20.18%     51.89% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          103     10.50%     62.39% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          115     11.72%     74.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           57      5.81%     79.92% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           30      3.06%     82.98% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           30      3.06%     86.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           26      2.65%     88.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          111     11.31%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            981                       # Bytes accessed per row activation
-system.physmem.totQLat                      132267250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 232054750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     26610000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       24852.92                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  43602.92                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           6.37                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        6.37                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.05                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       4338                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.51                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     10040827.79                       # Average gap between requests
-system.physmem.pageHitRate                      81.51                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    3348660                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    1772265                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  18335520                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           173328480.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy               64638000                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                9138240                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy         468346770                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy         218747040                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy        12435217200                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy              13392872175                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              250.626273                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime            53271099000                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE       16953500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF        73680000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF    51675337000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN    569631000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT        74922500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN   1027097500                       # Time in different power states
-system.physmem_1.actEnergy                    3677100                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    1950630                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  19663560                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           191767680.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               68393160                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy                9924480                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy         510653310                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy         251520000                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy        12393371550                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy              13451137230                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              251.716611                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime            53261175500                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE       18732000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF        81534000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF    51486455000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN    654968250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT        76126500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN   1119805750                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                11450652                       # Number of BP lookups
-system.cpu.branchPred.condPredicted           8210942                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            765019                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              6085116                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 5320742                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             87.438629                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1176677                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                216                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           26315                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              24242                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             2073                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20415218                       # DTB read hits
-system.cpu.dtb.read_misses                      43383                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20458601                       # DTB read accesses
-system.cpu.dtb.write_hits                     6579912                       # DTB write hits
-system.cpu.dtb.write_misses                       276                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6580188                       # DTB write accesses
-system.cpu.dtb.data_hits                     26995130                       # DTB hits
-system.cpu.dtb.data_misses                      43659                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 27038789                       # DTB accesses
-system.cpu.itb.fetch_hits                    22968644                       # ITB hits
-system.cpu.itb.fetch_misses                        90                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                22968734                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        106875243                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903089                       # Number of instructions committed
-system.cpu.committedOps                      91903089                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2191333                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.162912                       # CPI: cycles per instruction
-system.cpu.ipc                               0.859910                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass             7723353      8.40%      8.40% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                51001454     55.49%     63.90% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 458252      0.50%     64.40% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     64.40% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd               2732553      2.97%     67.37% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                104605      0.11%     67.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               2333953      2.54%     70.02% # Class of committed instruction
-system.cpu.op_class_0::FloatMult               296445      0.32%     70.35% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.35% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                754822      0.82%     71.17% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                  318      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::MemRead               19433628     21.15%     92.31% # Class of committed instruction
-system.cpu.op_class_0::MemWrite               6424338      6.99%     99.30% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead            562580      0.61%     99.92% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite            76788      0.08%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 91903089                       # Class of committed instruction
-system.cpu.tickCycles                       103792204                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                         3083039                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               157                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1447.203649                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26572187                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2231                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          11910.437920                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1447.203649                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.353321                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.353321                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2074                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1379                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.506348                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          53153435                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         53153435                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     20074003                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20074003                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6498184                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6498184                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      26572187                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26572187                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26572187                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26572187                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          496                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           496                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         2919                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         2919                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         3415                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           3415                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         3415                       # number of overall misses
-system.cpu.dcache.overall_misses::total          3415                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     58822000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     58822000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    274731500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    274731500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    333553500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    333553500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    333553500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    333553500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20074499                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20074499                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     26575602                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     26575602                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     26575602                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     26575602                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000025                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000449                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000129                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000129                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 118592.741935                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 118592.741935                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94118.362453                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 94118.362453                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 97673.060029                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 97673.060029                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 97673.060029                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 97673.060029                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          107                       # number of writebacks
-system.cpu.dcache.writebacks::total               107                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            8                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1176                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         1176                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         1184                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         1184                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         1184                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         1184                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          488                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1743                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1743                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2231                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2231                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2231                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2231                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     57888500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     57888500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    165966000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    165966000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    223854500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    223854500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    223854500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    223854500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000268                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 118623.975410                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 118623.975410                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95218.588640                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95218.588640                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100338.189153                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 100338.189153                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100338.189153                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 100338.189153                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements             13865                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1642.239495                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            22952813                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             15830                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1449.956601                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1642.239495                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.801875                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.801875                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1965                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          947                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          45953118                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         45953118                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     22952813                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        22952813                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      22952813                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         22952813                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     22952813                       # number of overall hits
-system.cpu.icache.overall_hits::total        22952813                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        15831                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         15831                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        15831                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          15831                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        15831                       # number of overall misses
-system.cpu.icache.overall_misses::total         15831                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    456439000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    456439000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    456439000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    456439000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    456439000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    456439000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     22968644                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     22968644                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     22968644                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     22968644                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     22968644                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     22968644                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000689                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000689                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000689                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28831.975238                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 28831.975238                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 28831.975238                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 28831.975238                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 28831.975238                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 28831.975238                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        13865                       # number of writebacks
-system.cpu.icache.writebacks::total             13865                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        15831                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        15831                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        15831                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        15831                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        15831                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        15831                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    440609000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    440609000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    440609000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    440609000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    440609000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    440609000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000689                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000689                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27832.038406                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27832.038406                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27832.038406                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 27832.038406                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27832.038406                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 27832.038406                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         3574.446973                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              26761                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             5322                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             5.028373                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2101.836656                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1472.610316                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.064143                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.044941                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.109083                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         5322                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          920                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3605                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.162415                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           261986                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          261986                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        13865                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        13865                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        12660                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        12660                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        12660                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           79                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           12739                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        12660                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           79                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          12739                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1717                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1717                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3170                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3170                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          435                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          435                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3170                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2152                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5322                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3170                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2152                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5322                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    163078000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    163078000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    283932500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    283932500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     56594000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     56594000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    283932500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    219672000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    503604500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    283932500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    219672000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    503604500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        13865                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        13865                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1743                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1743                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        15830                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        15830                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          488                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          488                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        15830                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2231                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        18061                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        15830                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2231                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        18061                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.985083                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.985083                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.200253                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.200253                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.891393                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.891393                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.200253                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964590                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.294668                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.200253                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964590                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.294668                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 94978.450786                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 94978.450786                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 89568.611987                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89568.611987                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 130101.149425                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 130101.149425                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 89568.611987                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 102078.066914                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 94626.925968                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 89568.611987                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 102078.066914                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 94626.925968                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1717                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1717                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3170                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3170                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          435                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          435                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3170                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2152                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5322                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3170                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2152                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5322                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    145908000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    145908000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    252232500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    252232500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     52244000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     52244000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    252232500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    198152000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    450384500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    252232500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    198152000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    450384500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985083                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.985083                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.200253                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.200253                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.891393                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.891393                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.200253                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964590                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.294668                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.200253                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964590                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.294668                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 84978.450786                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 84978.450786                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79568.611987                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 79568.611987                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 120101.149425                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 120101.149425                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79568.611987                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 92078.066914                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84626.925968                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79568.611987                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 92078.066914                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 84626.925968                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        32083                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests        14022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp         16318                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          107                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        13865                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1743                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1743                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        15830                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          488                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        45525                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4619                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             50144                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1900480                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       149632                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            2050112                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples        18061                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              18061    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          18061                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       30013500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      23745000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3346500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          5322                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  53437621500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               3605                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1717                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1717                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3605                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10644                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  10644                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       340608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  340608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              5322                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    5322    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                5322                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             6424500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           28175000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index f4beb67d4..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=twolf smred
-cwd=build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/twolf
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index e5a3bf839..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28064
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/70.twolf/alpha/tru64/o3-timing
-
-Couldn't unlink  build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sav
-Couldn't unlink  build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sv2
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-         Yale University
-  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
- 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
- 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
- 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
- 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
- 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
- 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
-106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
-122 123 124 Exiting @ tick 21954917500 because target called exit()
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.out b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.out
deleted file mode 100644
index 98777e0af..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.out
+++ /dev/null
@@ -1,276 +0,0 @@
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-          Yale University
-
-
-NOTE: Restart file .rs2 not used
-
-TimberWolf will perform a global route step
-rowSep: 1.000000
-feedThruWidth: 4
-
-******************
-BLOCK DATA
-block:1 desire:85
-block:2 desire:85
-Total Desired Length: 170
-total cell length: 168
-total block length: 168
-block x-span:84  block y-span:78
-implicit feed thru range: -84
-Using default value of bin.penalty.control:1.000000
-numBins automatically set to:5
-binWidth = average_cell_width + 0 sigma= 17
-average_cell_width is:16
-standard deviation of cell length is:23.6305
-TimberWolfSC starting from the beginning
-
-
-
-THIS IS THE ROUTE COST OF THE ORIGINAL PLACEMENT: 645
-The number of nets with 1 pin is 4
-The number of nets with 2 pin is 9
-The number of nets with 3 pin is 0
-The number of nets with 4 pin is 2
-The number of nets with 5 pin is 0
-The number of nets with 6 pin is 0
-The number of nets with 7 pin is 0
-The number of nets with 8 pin is 0
-The number of nets with 9 pin is 0
-The number of nets with 10 pin or more is 0
-
-New Cost Function: Initial Horizontal Cost:242
-New Cost Function: FEEDS:0   MISSING_ROWS:-46
-
-bdxlen:86  bdylen:78
-l:0  t:78  r:86  b:0
-
-
-
-THIS IS THE ROUTE COST OF THE CURRENT PLACEMENT: 645
-
-
-
-THIS IS THE PENALTY OF THE CURRENT PLACEMENT: 44
-
-The rand generator seed was at utemp() : 1
-
-
-  tempfile[0][0] = 0.982500    tempfile[0][1] = 90.000000
-  tempfile[1][0] = 0.915000    tempfile[1][1] = 20.000000
-  tempfile[2][0] = 0.700000    tempfile[2][1] = 10.000000
-  tempfile[3][0] = 0.100000    tempfile[3][1] = 0.000000
-
-  I   T  fds     Wire Penalty P_lim Epct binC rowC  acc  s/p early  FDs    MRs
-  1 500    0      929     592   160 30.0  1.0  3.0 84.2 34.7  0.0     0     40
-  2 491    0      876     106   726  0.0  0.8  2.5 80.0 18.5  0.0     0     46
-  3 482    0      822     273   372  0.0  0.5  1.5 80.8 21.3  0.0     0     46
-  4 474    0      826      53   247  0.0  0.5  0.9 65.0 21.9  0.0     0     48
-  5 465    8      987      73   190  0.0  0.5  0.5 50.0 38.3  0.0     0     46
-  6 457    8      851      67   226  0.0  0.5  0.5 53.8 42.9  0.0     0     52
-  7 449    8     1067     108   190  0.0  0.5  0.5 46.2 53.8  0.0     0     50
-  8 441    8      918     106   171  0.0  0.5  0.5 47.1 40.4  0.0     0     48
-  9 434    8      812     101   197  0.0  0.5  0.5 53.6 21.0  0.0     0     48
- 10 426    8     1038     121   181  0.0  0.5  0.5 43.6 27.1  0.0     0     48
- 11 419    8      898      93   187  0.0  0.5  0.5 45.3 47.8  0.0     0     50
- 12 411    4      857      94   240  0.0  0.5  0.5 62.7 51.6  0.0     0     44
- 13 404    8     1043      88   185  0.0  0.5  0.5 54.0 52.8  0.0     0     50
- 14 397    8      767      94   154  0.0  0.5  0.5 33.8 35.0  0.0     0     50
- 15 390    8      862      89   183  0.0  0.5  0.5 55.6 29.0  0.0     0     46
- 16 383    4      798      79   173  0.0  0.5  0.5 57.5 35.3  0.0     0     52
- 17 376    8      827     100   152  0.0  0.5  0.5 35.3 81.8  0.0     0     50
- 18 370    8      878     101   208  0.0  0.5  0.5 44.7 46.2  0.0     0     48
- 19 363    4      921      67   167  0.0  0.5  0.5 57.1 34.7  0.0     0     48
- 20 357    8      933      93   154  0.0  0.5  0.5 46.5 43.6  0.0     0     52
- 21 351    8      930      89   147  0.0  0.5  0.5 39.4 36.5  0.0     0     52
- 22 345    8      951      79   142  0.0  0.5  0.5 32.8 51.3  0.0     0     50
- 23 339    8     1046      87   207  0.0  0.5  0.5 52.8 61.0  0.0     0     48
- 24 333    4      989      96   185  0.0  0.5  0.5 45.3 43.3  0.0     0     42
- 25 327    4      577      86   157  0.0  0.5  0.5 31.1 55.3  0.0     0     52
- 26 321    8      776      97   174  0.0  0.5  0.5 47.9 62.5  0.0     0     52
- 27 315    8      850      81   188  0.0  0.5  0.5 45.0 55.2  0.0     0     50
- 28 310    8      898      97   148  0.0  0.5  0.5 43.0 45.8  0.0     0     48
- 29 304    8      889      65   173  0.0  0.5  0.5 32.5 41.3  0.0     0     50
- 30 299    8      858      81   153  0.0  0.5  0.5 44.3 29.2  0.0     0     46
- 31 294    8      871      82   187  0.0  0.5  0.5 45.7 47.7  0.0     0     48
- 32 289    8      782     109   173  0.0  0.5  0.5 35.2 57.4  0.0     0     48
- 33 284    8      743      98   189  0.0  0.6  0.5 41.8 64.3  0.0     0     52
- 34 279    8      943      90   147  0.0  0.5  0.5 38.6 32.8  0.0     0     48
- 35 274    8      907      57   166  0.0  0.5  0.5 33.6 51.0  0.0     0     48
- 36 269    8      900      70   148  0.0  0.5  0.5 45.0 41.4  0.0     0     50
- 37 264    4      875     106   133  0.0  0.5  0.5 31.7 55.3  0.0     0     52
- 38 260    8     1023     145   149  0.0  0.6  0.5 28.7 65.0  0.0     0     52
- 39 255    8      801     151   173  0.0  0.9  0.5 41.7 41.2  0.0     0     48
- 40 251    8      741     104   159  0.0  0.8  0.5 36.3 47.5  0.0     0     48
- 41 246    8      828     108   149  0.0  0.5  0.5 34.6 50.9  0.0     0     50
- 42 242    8      947     128   132  0.0  0.7  0.5 34.2 39.0  0.0     0     50
- 43 238    8      917     101   142  0.0  0.8  0.5 34.4 50.9  0.0     0     48
- 44 234    8      761      86   129  0.0  0.5  0.5 42.0 36.4  0.0     0     52
- 45 229    8      979     106   137  0.0  0.5  0.5 29.2 55.3  0.0     0     50
- 46 225    8      806      74   130  0.0  0.7  0.5 33.1 65.4  0.0     0     52
- 47 221    8      971     125   114  0.0  0.5  0.5 31.9 45.6  0.0     0     52
- 48 218    8      869     125   104  0.0  0.9  0.5 30.0 56.0  0.0     0     48
- 49 214    8      999     153   140  0.0  0.8  0.5 30.4 46.4  0.0     0     52
- 50 210    8      798     192   139  0.0  1.0  0.5 28.9 50.0  0.0     0     52
- 51 206    8      860     125   157  0.0  1.2  0.5 31.5 26.9  0.0     0     52
- 52 203    8      893     186   127  5.9  0.9  0.5 26.4 42.3  0.0     0     46
- 53 199    8      863     126   141  0.0  1.2  0.5 32.5 44.4  0.0     0     44
- 54 196    8      788      97   133  0.0  0.9  0.5 37.5 40.0  0.0     0     50
- 55 192    8      926     119   116  0.0  0.6  0.5 26.1 55.3  0.0     0     52
- 56 189    8      789     162   107  0.0  0.8  0.5 25.2 40.4  0.0     0     48
- 57 186    8      878     107   128  0.0  1.1  0.5 23.1 34.0  0.0     0     52
- 58 182    8      775     105   122  0.0  0.8  0.5 25.5 57.4  0.0     0     50
- 59 179    8      747      94   129  0.0  0.7  0.5 34.3 37.3  0.0     0     50
- 60 176    8      845      96   138  0.0  0.6  0.5 28.3 41.7  0.0     0     52
- 61 173    8      961     121   110  0.0  0.6  0.5 29.0 52.6  0.0     0     48
- 62 170    4      911     110   109  0.0  0.9  0.5 33.5 33.3  0.0     0     48
- 63 167    8      656     109   109  0.0  0.8  0.5 21.9 44.7  0.0     0     52
- 64 164    8      934     117   105  0.0  0.8  0.5 15.5 50.0  0.0     0     52
- 65 161    8      972     125    95  0.0  0.8  0.5 24.4 50.0  0.0     0     50
- 66 158    8      894     125   101  0.0  0.9  0.5 27.2 35.9  0.0     0     52
- 67 155    8      798     146   129  0.0  1.0  0.5 22.8 58.7  0.0     0     52
- 68 153    8      901     183    92  0.0  1.1  0.5 23.6 34.5  0.0     0     52
- 69 150    8      977     197   103  0.0  1.4  0.5 23.6 36.8  0.0     0     52
- 70 147    8      905     262    93  0.0  1.5  0.5 20.3 63.4  0.0     0     52
- 71 145    8      995     148   122  0.0  1.9  0.5 20.9 35.3  0.0     0     52
- 72 142    8      934     230    99  0.0  1.6  0.5 20.0 65.9  0.0     0     52
- 73 140    8      862     173   100  0.0  1.8  0.5 26.8 46.8  0.0     0     52
- 74 137    8      924     139    90  0.0  1.7  0.5 16.8 42.5  0.0     0     52
- 75 135    8      888     168   113  0.0  1.6  0.5 22.9 40.4  0.0     0     52
- 76 133    8      712     212    84  0.0  1.6  0.5 13.4 46.9  0.0     0     52
- 77 130    8      868     210    91  0.0  1.7  0.5 17.7 51.2  0.0     0     52
- 78 128    8      952     307    92  0.0  1.9  0.5 19.7 44.9  0.0     0     50
- 79 126    8      801     157   107  0.0  2.2  0.5 15.8 39.0  0.0     0     52
- 80 123    8      849     147    93  0.0  2.1  0.5 15.6 51.4  0.0     0     52
- 81 121    8      799     154    86  0.0  1.9  0.5 12.2 50.0  0.0     0     52
- 82 119    8      941     213    82  0.0  1.8  0.5 19.5 41.2  0.0     0     50
- 83 117    8      751     268    94  0.0  2.0  0.5 20.8 42.6  0.0     0     50
- 84 115    8      828     198   102  0.0  2.2  0.5 15.5 59.5  0.0     0     52
- 85 113    8      898     266   123  0.0  2.2  0.5 13.2 85.2  0.0     0     52
- 86 111    8      943     190    93  0.0  2.4  0.5 19.5 45.1  0.0     0     52
- 87 109    8      864     183    65  0.0  2.4  0.5 14.9 31.8  0.0     0     52
- 88 107    8      793     203    93  0.0  2.4  0.5 11.8 35.3  0.0     0     52
- 89 105    8      752     162    74  1.2  2.4  0.5 13.1 21.4  0.0     0     52
- 90 103    8      801     149    77  0.0  2.3  0.5  9.7 58.3  0.0     0     52
- 91 102    8      901     230    99  0.0  2.2  0.5 16.0 25.5  0.0     0     52
- 92 100    8      826     201    87  0.0  2.4  0.5 12.8 45.7  0.0     0     52
- 93  98    8      810     196    83  0.0  2.5  0.5 14.0 24.4  0.0     0     52
- 94  96    8      857     209    68  1.0  2.5  0.5 11.5 27.0  5.1     0     52
- 95  95    8      771     174    91  0.0  2.6  0.5 10.5 26.5  0.0     0     52
- 96  93    8      955     210    59  0.0  2.6  0.5 10.0 36.7  0.7     0     52
- 97  91    8      833     206    53  0.0  2.7  0.5 10.2 19.4  1.4     0     52
- 98  90    8      888     229    86  0.0  2.8  0.5  8.1 36.0  0.0     0     52
- 99  88    8      794     186    91  1.0  2.9  0.5  8.3 25.0  0.5     0     52
-100  81    8      756     170    72  1.0  2.9  0.5  6.0 23.8  7.0     0     52
-101  74    8      791     176    67  0.0  2.9  0.5  4.4 58.3  4.0     0     52
-102  67    8      813     213    43  0.0  3.0  0.5  7.0 150.0  4.2     0     52
-103  62    8      779     245    39  0.0  3.1  0.5  3.2 16.7 13.0     0     52
-104  56    8      767     303    63  0.0  3.2  0.5  4.1 20.0  0.7     0     52
-105  52    8      757     270    57  0.0  3.5  0.5  6.4  3.7  0.5     0     52
-106  47    8      763     283    41  0.0  3.7  0.5  4.5  0.0  0.0     0     52
-107  43    8      768     283    36  0.0  3.7  0.5  2.9 18.2  3.6     0     52
-108  39    8      804     283    25  0.0  3.7  0.5  3.1  0.0  6.2     0     52
-109  36    8      781     283    24  0.0  3.7  0.5  3.6  6.7  6.7     0     52
-110  33    8      738     298    42  0.0  3.7  0.5  3.3 15.4  3.5     0     52
-111  30    8      761     298    36  0.0  3.7  0.5  2.2  0.0  4.3     0     52
-112  27    8      769     298    37  0.0  3.7  0.5  0.9  0.0  2.2     0     52
-113  25    8      745     298    31  0.0  3.7  0.5  1.5  0.0  6.6     0     52
-114  23    8      753     298    16  0.0  3.7  0.5  1.3  0.0  2.8     0     52
-115  21    8      745     298    11  0.0  3.7  0.5  1.5  0.0 14.0     0     52
-116  19    8      747     298    21  0.0  3.7  0.5  2.1  0.0  5.8     0     52
-117  13    8      737     298    12  0.0  3.7  0.5  1.0  0.0 10.0     0     52
-118   9    8      736     298     4  0.0  3.7  0.5  1.5  0.0 18.5     0     52
-119   0    8      739     298     0  0.0  3.7  0.5  1.8  0.0 18.0     0     52
-120   0    8      732     298     0  0.0  3.7  0.5  1.2  0.0 21.8     0     52
-121   0    8      732      19    -1 0.0  0.0  0.5  0.0 100.0 54.8
-
-Initial Wiring Cost: 645   Final Wiring Cost: 732
-############## Percent Wire Cost Reduction: -13
-
-
-Initial Wire Length: 645   Final Wire Length: 732
-************** Percent Wire Length Reduction: -13
-
-
-Initial Horiz. Wire: 216   Final Horiz. Wire: 147
-$$$$$$$$$$$ Percent H-Wire Length Reduction: 32
-
-
-Initial Vert. Wire: 429   Final Vert. Wire: 585
-@@@@@@@@@@@ Percent V-Wire Length Reduction: -36
-
-Before Feeds are Added:
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 82                   -20
-  2                 86                   -16
-
-LONGEST Block is:2   Its length is:86
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 86                   -16
-  2                 86                   -16
-
-LONGEST Block is:1   Its length is:86
-Added: 1  feed-through cells
-
-Removed the cell overlaps --- Will do neighbor interchanges only now
-
-TOTAL INTERCONNECT LENGTH: 994
-OVERLAP PENALTY: 0
-
-initialRowControl:   1.650
-finalRowControl:   0.300
-iter      T      Wire accept
- 122  0.001       976   16%
- 123  0.001       971    0%
- 124  0.001       971    0%
-Total Feed-Alignment Movement (Pass 1): 0
-Total Feed-Alignment Movement (Pass 2): 0
-Total Feed-Alignment Movement (Pass 3): 0
-Total Feed-Alignment Movement (Pass 4): 0
-Total Feed-Alignment Movement (Pass 5): 0
-Total Feed-Alignment Movement (Pass 6): 0
-Total Feed-Alignment Movement (Pass 7): 0
-Total Feed-Alignment Movement (Pass 8): 0
-
-The rand generator seed was at globroute() : 987654321
-
-
-Total Number of Net Segments: 9
-Number of Switchable Net Segments: 0
-
-Number of channels: 3
-
-
-
-THIS IS THE ORIGINAL NUMBER OF TRACKS: 5
-
-
-no. of accepted flips: 0
-no. of attempted flips: 0
-THIS IS THE NUMBER OF TRACKS: 5
-
-
-
-FINAL NUMBER OF ROUTING TRACKS: 5
-
-MAX OF CHANNEL:  1  is:   0
-MAX OF CHANNEL:  2  is:   4
-MAX OF CHANNEL:  3  is:   1
-FINAL TOTAL INTERCONNECT LENGTH: 978
-FINAL OVERLAP PENALTY: 0    FINAL VALUE OF TOTAL COST IS: 978
-MAX NUMBER OF ATTEMPTED FLIPS PER T:      55
-
-
-cost_scale_factor:3.90616
-
-Number of Feed Thrus: 0
-Number of Implicit Feed Thrus: 0
-
-Statistics:
-Number of Standard Cells: 10
-Number of Pads: 0 
-Number of Nets: 15 
-Number of Pins: 46 
-Usage statistics not available
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pin b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pin
deleted file mode 100644
index 62b922e4e..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pin
+++ /dev/null
@@ -1,17 +0,0 @@
-$COUNT_1/$AND2_1/$ND2_1$Z 1 $COUNT_1/$AND2_1/$ND2_1 00#Z 17 52 2 1 0
-$COUNT_1/$AND2_1/$ND2_1$Z 1 ACOUNT_1 00#A 15 26 2 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#K 25 78 3 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#J 23 78 3 -1 0
-B7 3 $COUNT_1/$AND2_2/$ND2_1 00#A 9 26 2 -1 0
-B7 3 ACOUNT_1 01#Z 17 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#K 25 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#J 23 26 2 -1 0
-B6 5 $COUNT_1/$AND2_3/$IV_1 01#Z 7 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$FJK3_1 01#Q 81 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$AND2_1/$ND2_1 00#B 19 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$FJK3_2 00#Q 81 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$AND2_2/$ND2_1 01#B 11 26 2 -1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$ND2_1 00#Z 5 52 2 1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$IV_1 00#A 5 26 2 -1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$ND2_1 00#Z 7 52 2 1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$IV_1 00#A 3 26 2 -1 0
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl1 b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl1
deleted file mode 100644
index bdc569e39..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl1
+++ /dev/null
@@ -1,11 +0,0 @@
-$COUNT_1/$AND2_4/$IV_1 0 0  4 26  0 1
-$COUNT_1/$AND2_3/$IV_1 4 0  8 26  2 1
-$COUNT_1/$AND2_2/$ND2_1 8 0  14 26  0 1
-ACOUNT_1 14 0  18 26  2 1
-twfeed1 18 0  22 26  0 1
-$COUNT_1/$FJK3_1 22 0  86 26  0 1
-$COUNT_1/$AND2_3/$ND2_1 0 52  6 78  0 2
-$COUNT_1/$AND2_4/$ND2_1 6 52  12 78  2 2
-$COUNT_1/$AND2_2/$IV_1 12 52  16 78  2 2
-$COUNT_1/$AND2_1/$ND2_1 16 52  22 78  2 2
-$COUNT_1/$FJK3_2 22 52  86 78  0 2
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl2 b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl2
deleted file mode 100644
index 6e2601e82..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.pl2
+++ /dev/null
@@ -1,2 +0,0 @@
-1 0 0  86 26  0 0
-2 0 52  86 78  0 0
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sav b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sav
deleted file mode 100644
index 04c8e9935..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sav
+++ /dev/null
@@ -1,18 +0,0 @@
-0.009592
-121
-0
-1
-0.000000
-0.500000
-3.906156
-1
-1 1 2 37 13
-2 2 0 34 65
-3 2 2 63 65
-4 1 0 59 13
-5 1 2 32 13
-6 2 0 23 65
-7 1 2 12 13
-8 2 0 6 65
-9 1 0 70 13
-10 2 0 70 65
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sv2 b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sv2
deleted file mode 100644
index 9dd68ecdb..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.sv2
+++ /dev/null
@@ -1,19 +0,0 @@
-0.001000
-123
-0
-2
-0.000000
-0.500000
-3.906156
-1
-1 1 2 16 13
-2 2 2 19 65
-3 2 2 14 65
-4 1 0 11 13
-5 1 2 6 13
-6 2 0 3 65
-7 1 0 2 13
-8 2 2 9 65
-9 1 0 50 13
-10 2 0 54 65
-11 1 0 84 13
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.twf b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.twf
deleted file mode 100644
index a4c2eac35..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/smred.twf
+++ /dev/null
@@ -1,29 +0,0 @@
-net 1
-segment channel 2
- pin1 1  pin2 7 0 0
-net 2
-segment channel 3
-pin1 41  pin2 42 0 0
-segment channel 2
-pin1 12  pin2 3 0 0
-net 3
-segment channel 2
-pin1 35  pin2 36 0 0
-segment channel 2
-pin1 19  pin2 35 0 0
-net 4
-segment channel 2
- pin1 5  pin2 38 0 0
-net 5
-net 7
-segment channel 2
- pin1 14  pin2 43 0 0
-net 8
-segment channel 2
- pin1 23  pin2 17 0 0
-net 9
-net 11
-segment channel 2
- pin1 25  pin2 31 0 0
-net 14
-net 15
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index bb93c695e..000000000
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1074 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.021955                       # Number of seconds simulated
-sim_ticks                                 21954917500                       # Number of ticks simulated
-final_tick                                21954917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 353144                       # Simulator instruction rate (inst/s)
-host_op_rate                                   353144                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               92103562                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 259964                       # Number of bytes of host memory used
-host_seconds                                   238.37                       # Real time elapsed on the host
-sim_insts                                    84179709                       # Number of instructions simulated
-sim_ops                                      84179709                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            195904                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            138560                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               334464                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       195904                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          195904                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3061                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2165                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5226                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              8923012                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              6311115                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                15234127                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         8923012                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            8923012                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             8923012                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             6311115                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               15234127                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          5226                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        5226                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   334464                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    334464                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 469                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 292                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 302                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 523                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 220                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 223                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 218                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 288                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 239                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 278                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                249                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                251                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                395                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                338                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                492                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                449                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     21954815500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    5226                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      3223                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1200                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       523                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       260                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        18                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          861                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      385.932636                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     229.340491                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     360.649518                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            261     30.31%     30.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          173     20.09%     50.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           93     10.80%     61.21% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           57      6.62%     67.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           37      4.30%     72.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           30      3.48%     75.61% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           47      5.46%     81.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           33      3.83%     84.90% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          130     15.10%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            861                       # Bytes accessed per row activation
-system.physmem.totQLat                      128746000                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 226733500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     26130000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       24635.67                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  43385.67                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          15.23                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       15.23                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.12                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.12                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       4356                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.35                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      4201074.53                       # Average gap between requests
-system.physmem.pageHitRate                      83.35                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    3034500                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    1593900                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  18099900                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           118625520.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy               48811380                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                6176640                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy         312556080                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy         154176960                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy         5001436845                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy               5664547785                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              258.008156                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime            21831003750                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE       11536500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF        50426000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF    20744771750                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN    401491250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT        61308000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN    685384000                       # Time in different power states
-system.physmem_1.actEnergy                    3177300                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    1673595                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  19213740                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           106332720.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               46621440                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy                5256960                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy         301076850                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy         131936160                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy         5018107080                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy               5633395845                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              256.589251                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime            21838957750                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE        9258500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF        45178000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF    20835144000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN    343577000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT        61468500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN    660291500                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                16102182                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          11688137                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            930988                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              8963257                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 7508303                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             83.767575                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1594537                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                466                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           29363                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              25724                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             3639                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          560                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     24064359                       # DTB read hits
-system.cpu.dtb.read_misses                     206311                       # DTB read misses
-system.cpu.dtb.read_acv                             4                       # DTB read access violations
-system.cpu.dtb.read_accesses                 24270670                       # DTB read accesses
-system.cpu.dtb.write_hits                     7168837                       # DTB write hits
-system.cpu.dtb.write_misses                      1192                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 7170029                       # DTB write accesses
-system.cpu.dtb.data_hits                     31233196                       # DTB hits
-system.cpu.dtb.data_misses                     207503                       # DTB misses
-system.cpu.dtb.data_acv                             4                       # DTB access violations
-system.cpu.dtb.data_accesses                 31440699                       # DTB accesses
-system.cpu.itb.fetch_hits                    15932695                       # ITB hits
-system.cpu.itb.fetch_misses                        79                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                15932774                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                         43909836                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           16643979                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      137979397                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    16102182                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches            9128564                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      26000321                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1939876                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          2307                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  15932695                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                367713                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples           43616730                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.163451                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.433365                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 19436456     44.56%     44.56% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  2618537      6.00%     50.57% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  1330059      3.05%     53.61% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  1934096      4.43%     58.05% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  3001834      6.88%     64.93% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  1292274      2.96%     67.89% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  1355703      3.11%     71.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                   886638      2.03%     73.04% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 11761133     26.96%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total             43616730                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.366710                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        3.142335                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 12867029                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles               8250930                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  19434015                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               2106147                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 958609                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              2654207                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 11848                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              132149793                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 49699                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 958609                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 13986200                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 4658485                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          10631                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  20305693                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles               3697112                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              128776944                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                 70815                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2027533                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                1361651                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                  79521                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands            94599397                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             167333600                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        159779432                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups           7554167                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps              68427361                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 26172036                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                950                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            946                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                   8272242                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             26904484                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores             8704450                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           3461355                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          1614052                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  111855473                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                1918                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                  99762246                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            119439                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        27677681                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     21095832                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved           1529                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples      43616730                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.287247                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.099564                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            11270720     25.84%     25.84% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1             7659760     17.56%     43.40% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2             7470187     17.13%     60.53% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3             5700495     13.07%     73.60% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             4466514     10.24%     83.84% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5             2981046      6.83%     90.67% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             2041941      4.68%     95.35% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             1170841      2.68%     98.04% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8              855226      1.96%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total        43616730                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  484010     20.07%     20.07% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     20.07% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.07% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                   538      0.02%     20.10% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.10% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                 34926      1.45%     21.54% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                12192      0.51%     22.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv               1012503     41.99%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                 682717     28.32%     92.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                160804      6.67%     99.03% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead             21053      0.87%     99.90% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite             2406      0.10%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              60662676     60.81%     60.81% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               489936      0.49%     61.30% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd             2847523      2.85%     64.15% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp              115351      0.12%     64.27% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             2443321      2.45%     66.72% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult             314198      0.31%     67.03% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.03% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv              765838      0.77%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                319      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             24115562     24.17%     91.97% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite             7190219      7.21%     99.18% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead          739060      0.74%     99.92% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite          78236      0.08%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total               99762246                       # Type of FU issued
-system.cpu.iq.rate                           2.271979                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     2411149                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.024169                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          229977416                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         129921960                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     89757276                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads            15694394                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            9653681                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses      7189481                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses               93785924                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                 8387464                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1923320                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      6908286                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        11342                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        40947                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      2203347                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads        42864                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          1503                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 958609                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 3613912                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                479107                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           122779790                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            241415                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              26904484                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts              8704450                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               1918                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                  38391                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                434865                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          40947                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         531949                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       502384                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              1034333                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts              98436741                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              24271214                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           1325505                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      10922399                       # number of nop insts executed
-system.cpu.iew.exec_refs                     31441282                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 12471732                       # Number of branches executed
-system.cpu.iew.exec_stores                    7170068                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.241792                       # Inst execution rate
-system.cpu.iew.wb_sent                       97645487                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      96946757                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  66976137                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  94960144                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       2.207860                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.705308                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        30878503                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             389                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            919659                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples     39122931                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.349084                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.919383                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     14724541     37.64%     37.64% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1      8532800     21.81%     59.45% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      3880104      9.92%     69.36% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      1909784      4.88%     74.25% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1376640      3.52%     77.76% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1034511      2.64%     80.41% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6       692868      1.77%     82.18% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       729092      1.86%     84.04% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      6242591     15.96%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total     39122931                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             91903055                       # Number of instructions committed
-system.cpu.commit.committedOps               91903055                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       26497301                       # Number of memory references committed
-system.cpu.commit.loads                      19996198                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   10240685                       # Number of branches committed
-system.cpu.commit.fp_insts                    6862061                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  79581076                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1029620                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      7723353      8.40%      8.40% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         51001453     55.49%     63.90% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          458252      0.50%     64.40% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.40% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd        2732553      2.97%     67.37% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp         104605      0.11%     67.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        2333953      2.54%     70.02% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult        296445      0.32%     70.35% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.35% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv         754822      0.82%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt           318      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        19433618     21.15%     92.31% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite        6424318      6.99%     99.30% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead       562580      0.61%     99.92% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite        76785      0.08%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          91903055                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               6242591                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    155660858                       # The number of ROB reads
-system.cpu.rob.rob_writes                   250112359                       # The number of ROB writes
-system.cpu.timesIdled                            4774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          293106                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    84179709                       # Number of Instructions Simulated
-system.cpu.committedOps                      84179709                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.521620                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.521620                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.917104                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.917104                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                133010551                       # number of integer regfile reads
-system.cpu.int_regfile_writes                72904644                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                   6263409                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                  6178123                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                  719113                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               158                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1457.034872                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            28588531                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2245                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          12734.312249                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1457.034872                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.355721                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.355721                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2087                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1389                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.509521                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          57198427                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         57198427                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     22095438                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        22095438                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6492623                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6492623                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data          470                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data      28588061                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         28588061                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     28588061                       # number of overall hits
-system.cpu.dcache.overall_hits::total        28588061                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1079                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1079                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         8480                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         8480                       # number of WriteReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data         9559                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           9559                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         9559                       # number of overall misses
-system.cpu.dcache.overall_misses::total          9559                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     87318000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     87318000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    649645257                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    649645257                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       106000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total       106000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    736963257                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    736963257                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    736963257                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    736963257                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22096517                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22096517                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data          471                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     28597620                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     28597620                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     28597620                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     28597620                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001304                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001304                       # miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002123                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002123                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000334                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000334                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000334                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000334                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80924.930491                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 80924.930491                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76609.110495                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 76609.110495                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       106000                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       106000                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 77096.271263                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 77096.271263                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 77096.271263                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 77096.271263                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        43101                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               350                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs   123.145714                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          108                       # number of writebacks
-system.cpu.dcache.writebacks::total               108                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          564                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6751                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         6751                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         7315                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         7315                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         7315                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         7315                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          515                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1729                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1729                       # number of WriteReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2244                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2244                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     47711000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     47711000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    177283495                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    177283495                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       105000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       105000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    224994495                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    224994495                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    224994495                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    224994495                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002123                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002123                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92642.718447                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92642.718447                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102535.277617                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102535.277617                       # average WriteReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       105000                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       105000                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100264.926471                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 100264.926471                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100264.926471                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 100264.926471                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              9511                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1600.395362                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            15918262                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             11449                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1390.362652                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1600.395362                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.781443                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.781443                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1938                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          944                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          31876835                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         31876835                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     15918262                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        15918262                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      15918262                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         15918262                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     15918262                       # number of overall hits
-system.cpu.icache.overall_hits::total        15918262                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        14431                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         14431                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        14431                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          14431                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        14431                       # number of overall misses
-system.cpu.icache.overall_misses::total         14431                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    508617000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    508617000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    508617000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    508617000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    508617000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    508617000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     15932693                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     15932693                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     15932693                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     15932693                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     15932693                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     15932693                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000906                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000906                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000906                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000906                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000906                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000906                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35244.750884                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 35244.750884                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 35244.750884                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 35244.750884                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 35244.750884                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 35244.750884                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    80.833333                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         9511                       # number of writebacks
-system.cpu.icache.writebacks::total              9511                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2981                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         2981                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         2981                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         2981                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         2981                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         2981                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11450                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        11450                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        11450                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        11450                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        11450                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        11450                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    378748000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    378748000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    378748000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    378748000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    378748000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    378748000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000719                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000719                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33078.427948                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 33078.427948                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 33078.427948                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         3489.228607                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              18138                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             5226                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             3.470723                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2006.844021                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1482.384585                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.061244                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.045239                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.106483                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         5226                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1370                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3517                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.159485                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           192138                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          192138                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          108                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          108                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         9511                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         9511                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         8389                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         8389                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           54                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         8389                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           80                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            8469                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         8389                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           80                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           8469                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1703                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1703                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3061                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3061                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          462                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          462                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3061                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2165                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5226                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3061                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2165                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5226                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    174274000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    174274000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    273178000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    273178000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     46458500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     46458500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    273178000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    220732500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    493910500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    273178000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    220732500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    493910500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         9511                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         9511                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1729                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1729                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        11450                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        11450                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          516                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          516                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        11450                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2245                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        13695                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        11450                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2245                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        13695                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.984962                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.984962                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.267336                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.267336                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.895349                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.895349                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.267336                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964365                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.381599                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.267336                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964365                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.381599                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 102333.529066                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 102333.529066                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 89244.691277                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89244.691277                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100559.523810                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 100559.523810                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 89244.691277                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 101954.965358                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 94510.237275                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 89244.691277                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 101954.965358                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 94510.237275                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1703                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1703                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3061                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3061                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          462                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3061                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2165                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5226                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3061                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2165                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5226                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    157244000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    157244000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    242568000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    242568000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     41838500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     41838500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    242568000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    199082500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    441650500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    242568000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    199082500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    441650500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.984962                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.984962                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.267336                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.895349                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895349                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.381599                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.381599                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92333.529066                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 92333.529066                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 79244.691277                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90559.523810                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90559.523810                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 91954.965358                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84510.237275                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 91954.965358                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 84510.237275                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        23364                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         9669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp         11965                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          108                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         9511                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1729                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1729                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        11450                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          516                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32410                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4648                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             37058                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1341440                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       150592                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1492032                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples        13695                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              13695    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          13695                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       21301000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      17173500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3367500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          5226                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               3523                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1703                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1703                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3523                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10452                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  10452                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       334464                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  334464                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              5226                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    5226    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                5226                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             6271000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           27424000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 220cfeeae..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index b68e0fd83..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,4 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index fff19a530..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28071
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 22083000 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index 23238c1fc..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,759 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000022                       # Number of seconds simulated
-sim_ticks                                    22083000                       # Number of ticks simulated
-final_tick                                   22083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 166693                       # Simulator instruction rate (inst/s)
-host_op_rate                                   166561                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1421880228                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251952                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
-sim_insts                                        2585                       # Number of instructions simulated
-sim_ops                                          2585                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             14400                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              5440                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                19840                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        14400                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           14400                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                225                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                 85                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   310                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst            652085314                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            246343341                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               898428656                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst       652085314                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          652085314                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst           652085314                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           246343341                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              898428656                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                           310                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                         310                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                    19840                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                     19840                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                   1                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                   3                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                  24                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                  21                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                  27                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                  48                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                  68                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                   2                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                 15                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                 15                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                 18                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                 52                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                 15                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                  1                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                        21988500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                     310                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                       245                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                        62                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                         3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples           41                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      429.268293                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     281.212133                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     334.776868                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127             10     24.39%     24.39% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255            6     14.63%     39.02% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383            6     14.63%     53.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511            2      4.88%     58.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639            3      7.32%     65.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767            2      4.88%     70.73% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895            7     17.07%     87.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023            2      4.88%     92.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151            3      7.32%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total             41                       # Bytes accessed per row activation
-system.physmem.totQLat                        3615250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                   9427750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                      1550000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       11662.10                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  30412.10                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         898.43                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      898.43                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           7.02                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       7.02                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.26                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                        260                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.87                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                        70930.65                       # Average gap between requests
-system.physmem.pageHitRate                      83.87                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                     114240                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                      45540                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                    885360                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           1229280.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy                1636470                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                  32160                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy           7529700                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy            729120                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy                  0                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy                 12201870                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              552.527084                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime               18356500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE          27500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF          520000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF              0                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN      1898500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT         3124750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN     16512250                       # Time in different power states
-system.physmem_1.actEnergy                     242760                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                     110055                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                   1328040                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           1229280.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy                2565570                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy                 217440                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy           7221900                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy             20640                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy                  0                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy                 12935685                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              585.755816                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime               15168500                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE         498000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF          520000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF              0                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN        53000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT         5182750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN     15829250                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                     793                       # Number of BP lookups
-system.cpu.branchPred.condPredicted               395                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect               170                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups                  561                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                      54                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              9.625668                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                     144                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups              83                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses               83                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          506                       # DTB read hits
-system.cpu.dtb.read_misses                          6                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      512                       # DTB read accesses
-system.cpu.dtb.write_hits                         307                       # DTB write hits
-system.cpu.dtb.write_misses                         6                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     313                       # DTB write accesses
-system.cpu.dtb.data_hits                          813                       # DTB hits
-system.cpu.dtb.data_misses                         12                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      825                       # DTB accesses
-system.cpu.itb.fetch_hits                         980                       # ITB hits
-system.cpu.itb.fetch_misses                        13                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                     993                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON        22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            44166                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2585                       # Number of instructions committed
-system.cpu.committedOps                          2585                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                           573                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                              17.085493                       # CPI: cycles per instruction
-system.cpu.ipc                               0.058529                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                 189      7.31%      7.31% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                    1678     64.91%     72.22% # Class of committed instruction
-system.cpu.op_class_0::IntMult                      1      0.04%     72.26% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc                    0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.26% # Class of committed instruction
-system.cpu.op_class_0::MemRead                    419     16.21%     88.47% # Class of committed instruction
-system.cpu.op_class_0::MemWrite                   292     11.30%     99.77% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead                 0      0.00%     99.77% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite                6      0.23%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                     2585                       # Class of committed instruction
-system.cpu.tickCycles                            5429                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                           38737                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse            48.291787                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                 692                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs              8.141176                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data    48.291787                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.011790                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.011790                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.020752                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses              1673                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses             1673                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data          441                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total             441                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data          251                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total            251                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data           692                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total              692                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data          692                       # number of overall hits
-system.cpu.dcache.overall_hits::total             692                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data           59                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total            59                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data           43                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data          102                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            102                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data          102                       # number of overall misses
-system.cpu.dcache.overall_misses::total           102                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data      5143500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total      5143500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data      3553000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      3553000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data      8696500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total      8696500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data      8696500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total      8696500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data          500                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total          500                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data          794                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total          794                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data          794                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total          794                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.118000                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.118000                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.146259                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.146259                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.128463                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.128463                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.128463                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.128463                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 87177.966102                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 87177.966102                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82627.906977                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 82627.906977                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 85259.803922                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 85259.803922                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 85259.803922                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 85259.803922                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data           16                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data           17                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data           17                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data           58                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data           27                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data           85                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data           85                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5007000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      5007000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      2203500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      2203500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data      7210500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total      7210500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data      7210500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total      7210500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.116000                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.116000                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.091837                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.091837                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.107053                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.107053                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.107053                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.107053                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 86327.586207                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86327.586207                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81611.111111                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81611.111111                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84829.411765                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 84829.411765                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84829.411765                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 84829.411765                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse           118.973491                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs                 755                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               225                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs              3.355556                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   118.973491                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.058093                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.058093                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.109863                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses              2185                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses             2185                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst          755                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total             755                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst           755                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total              755                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst          755                       # number of overall hits
-system.cpu.icache.overall_hits::total             755                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          225                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           225                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          225                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            225                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          225                       # number of overall misses
-system.cpu.icache.overall_misses::total           225                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     18729500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     18729500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     18729500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     18729500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     18729500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     18729500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst          980                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total          980                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst          980                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total          980                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst          980                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total          980                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.229592                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.229592                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.229592                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.229592                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.229592                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.229592                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83242.222222                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 83242.222222                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 83242.222222                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 83242.222222                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 83242.222222                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 83242.222222                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          225                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          225                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          225                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          225                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     18504500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     18504500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     18504500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     18504500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     18504500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     18504500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.229592                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.229592                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.229592                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.229592                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.229592                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.229592                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82242.222222                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82242.222222                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82242.222222                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 82242.222222                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82242.222222                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 82242.222222                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          167.412677                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  0                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              310                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs                    0                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   119.080474                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data    48.332203                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.003634                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.001475                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.005109                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.009460                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             2790                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            2790                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.ReadExReq_misses::cpu.data           27                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total           27                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          225                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          225                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data           58                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total           58                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          225                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data           85                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           310                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          225                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data           85                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          310                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      2163000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      2163000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     18167000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     18167000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      4919000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      4919000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     18167000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data      7082000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     25249000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     18167000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data      7082000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     25249000                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data           27                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total           27                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          225                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          225                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data           58                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total           58                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          225                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data           85                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          310                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          225                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data           85                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          310                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80111.111111                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80111.111111                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 80742.222222                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 80742.222222                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84810.344828                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84810.344828                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80742.222222                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83317.647059                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 81448.387097                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80742.222222                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83317.647059                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 81448.387097                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data           27                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total           27                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          225                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          225                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data           58                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          225                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data           85                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          310                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          225                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data           85                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          310                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      1893000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      1893000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     15917000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     15917000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      4339000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      4339000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     15917000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data      6232000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     22149000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     15917000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data      6232000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     22149000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70111.111111                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70111.111111                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70742.222222                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70742.222222                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74810.344828                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74810.344828                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70742.222222                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73317.647059                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71448.387097                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70742.222222                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73317.647059                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71448.387097                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          310                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp           283                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq           27                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp           27                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          225                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq           58                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          450                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          170                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total               620                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        14400                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              19840                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples          310                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                310    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            310                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         155000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        337500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          1.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        127500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.6                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests           310                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED     22083000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp                283                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           283                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port          620                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                    620                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        19840                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   19840                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples               310                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     310    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 310                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              362500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            1648750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index ff6825b17..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index 4e7b90c23..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,5 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index 35f169b23..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:49
-gem5 executing on e108600-lin, pid 28097
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 13358500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index ed65513bb..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1016 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000013                       # Number of seconds simulated
-sim_ticks                                    13358500                       # Number of ticks simulated
-final_tick                                   13358500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 102485                       # Simulator instruction rate (inst/s)
-host_op_rate                                   102439                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              573050673                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 252720                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
-sim_insts                                        2387                       # Number of instructions simulated
-sim_ops                                          2387                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             11968                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              5440                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                17408                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        11968                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           11968                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                187                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                 85                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   272                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst            895908972                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            407231351                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              1303140323                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst       895908972                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          895908972                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst           895908972                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           407231351                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total             1303140323                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                           272                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                         272                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                    17408                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                     17408                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                   1                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                   2                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                  24                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                  18                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                  24                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                  37                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                  60                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                   2                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                 15                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                  9                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                 17                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                 50                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                 12                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                  1                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                        13255000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                     272                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                       155                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                        80                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         8                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples           36                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean             384                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     235.532687                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     344.140835                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127             12     33.33%     33.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255            4     11.11%     44.44% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383            4     11.11%     55.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511            6     16.67%     72.22% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639            2      5.56%     77.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767            1      2.78%     80.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895            1      2.78%     83.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023            1      2.78%     86.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151            5     13.89%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total             36                       # Bytes accessed per row activation
-system.physmem.totQLat                        3364250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                   8464250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                      1360000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       12368.57                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  31118.57                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                        1303.14                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                     1303.14                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                          10.18                       # Data bus utilization in percentage
-system.physmem.busUtilRead                      10.18                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.73                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                        224                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   82.35                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                        48731.62                       # Average gap between requests
-system.physmem.pageHitRate                      82.35                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                      99960                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                      37950                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                    756840                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           614640.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy                1355460                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                  21600                       # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy           4583370                       # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy            107040                       # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy                  0                       # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy                  7576860                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              567.183307                       # Core power per rank (mW)
-system.physmem_0.totalIdleTime               10278500                       # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE          28500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF          260000                       # Time in different power states
-system.physmem_0.memoryStateTime::SREF              0                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN       279000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT         2735250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN     10055750                       # Time in different power states
-system.physmem_1.actEnergy                     242760                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                      98670                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                   1185240                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           614640.000000                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy                1822290                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy                 183840                       # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy           4050420                       # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy               480                       # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy                  0                       # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy                  8198340                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              613.705624                       # Core power per rank (mW)
-system.physmem_1.totalIdleTime                8246250                       # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE         450500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF          260000                       # Time in different power states
-system.physmem_1.memoryStateTime::SREF              0                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN         1250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT         3767500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN      8879250                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups                     994                       # Number of BP lookups
-system.cpu.branchPred.condPredicted               488                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect               213                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups                  684                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                     175                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             25.584795                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                     218                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 18                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups              99                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          705                       # DTB read hits
-system.cpu.dtb.read_misses                         10                       # DTB read misses
-system.cpu.dtb.read_acv                             1                       # DTB read access violations
-system.cpu.dtb.read_accesses                      715                       # DTB read accesses
-system.cpu.dtb.write_hits                         349                       # DTB write hits
-system.cpu.dtb.write_misses                        16                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     365                       # DTB write accesses
-system.cpu.dtb.data_hits                         1054                       # DTB hits
-system.cpu.dtb.data_misses                         26                       # DTB misses
-system.cpu.dtb.data_acv                             1                       # DTB access violations
-system.cpu.dtb.data_accesses                     1080                       # DTB accesses
-system.cpu.itb.fetch_hits                         872                       # ITB hits
-system.cpu.itb.fetch_misses                        32                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                     904                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON        13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            26718                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles               4379                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                           6026                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                         994                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches                395                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                          1172                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                     472                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          1202                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                       872                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                   147                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples               7018                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              0.858649                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             2.260497                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                     5993     85.39%     85.39% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                       27      0.38%     85.78% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                       97      1.38%     87.16% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                       87      1.24%     88.40% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                      140      1.99%     90.40% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                       81      1.15%     91.55% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                       45      0.64%     92.19% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                       75      1.07%     93.26% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                      473      6.74%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total                 7018                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.037203                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        0.225541                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                     5261                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles                   642                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                       913                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles                    39                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                    163                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved                  144                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                    75                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts                   5228                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                   263                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                    163                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                     5336                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                     333                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles            302                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                       873                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles                    11                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts                   5015                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.RenamedOperands                3598                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups                  5603                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups             5596                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups                 6                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps                  1768                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                     1830                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                        62                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads                  838                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores                 424                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                       4336                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                   6                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                      3724                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined            1954                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined          987                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples          7018                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         0.530636                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.266302                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0                5580     79.51%     79.51% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1                 466      6.64%     86.15% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2                 341      4.86%     91.01% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3                 254      3.62%     94.63% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4                 190      2.71%     97.34% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                 104      1.48%     98.82% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                  55      0.78%     99.60% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                  20      0.28%     99.89% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   8      0.11%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total            7018                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                       6      9.84%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.84% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                     30     49.18%     59.02% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                    24     39.34%     98.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     98.36% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite                1      1.64%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu                  2606     69.98%     69.98% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                    1      0.03%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.01% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead                  745     20.01%     90.01% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite                 366      9.83%     99.84% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.84% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite              6      0.16%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total                   3724                       # Type of FU issued
-system.cpu.iq.rate                           0.139382                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                          61                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.016380                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads              14533                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes              6293                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses         3394                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                  13                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                  6                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses            6                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses                   3778                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads               32                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads          423                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores          130                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked            42                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                    163                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                     304                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts                4648                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts                   838                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts                  424                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                  6                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect             33                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts                  165                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts                  3600                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts                   717                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts               124                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                           306                       # number of nop insts executed
-system.cpu.iew.exec_refs                         1082                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                      595                       # Number of branches executed
-system.cpu.iew.exec_stores                        365                       # Number of stores executed
-system.cpu.iew.exec_rate                     0.134741                       # Inst execution rate
-system.cpu.iew.wb_sent                           3453                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                          3400                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                      1619                       # num instructions producing a value
-system.cpu.iew.wb_consumers                      2076                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       0.127255                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.779865                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts            2070                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts               140                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples         6610                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     0.389713                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.245121                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0         5740     86.84%     86.84% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1          197      2.98%     89.82% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2          319      4.83%     94.64% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3          117      1.77%     96.41% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4           63      0.95%     97.37% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5           53      0.80%     98.17% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6           36      0.54%     98.71% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7           23      0.35%     99.06% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8           62      0.94%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total         6610                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts                 2576                       # Number of instructions committed
-system.cpu.commit.committedOps                   2576                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                            709                       # Number of memory references committed
-system.cpu.commit.loads                           415                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                        396                       # Number of branches committed
-system.cpu.commit.fp_insts                          6                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                      2367                       # Number of committed integer instructions.
-system.cpu.commit.function_calls                   71                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass          189      7.34%      7.34% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu             1677     65.10%     72.44% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult               1      0.04%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.48% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead             415     16.11%     88.59% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite            288     11.18%     99.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite            6      0.23%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total              2576                       # Class of committed instruction
-system.cpu.commit.bw_lim_events                    62                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                        10947                       # The number of ROB reads
-system.cpu.rob.rob_writes                        9704                       # The number of ROB writes
-system.cpu.timesIdled                             154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           19700                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                        2387                       # Number of Instructions Simulated
-system.cpu.committedOps                          2387                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                              11.193129                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                        11.193129                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.089341                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.089341                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                     4344                       # number of integer regfile reads
-system.cpu.int_regfile_writes                    2618                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
-system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse            45.378002                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                 743                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs              8.741176                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data    45.378002                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.011079                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.011079                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.020752                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses              1935                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses             1935                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data          530                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total             530                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data          213                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total            213                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data           743                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total              743                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data          743                       # number of overall hits
-system.cpu.dcache.overall_hits::total             743                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          101                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           101                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data           81                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data          182                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            182                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data          182                       # number of overall misses
-system.cpu.dcache.overall_misses::total           182                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data      7124500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total      7124500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data      6134000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      6134000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data     13258500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total     13258500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data     13258500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total     13258500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data          631                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total          631                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data          925                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total          925                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data          925                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total          925                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.160063                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.160063                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.275510                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.275510                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.196757                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.196757                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.196757                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.196757                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70539.603960                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 70539.603960                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75728.395062                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 75728.395062                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 72848.901099                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 72848.901099                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 72848.901099                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 72848.901099                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.250000                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data           40                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data           57                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data           97                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data           97                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data           61                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data           24                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data           85                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data           85                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5157500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      5157500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      2004000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      2004000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data      7161500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total      7161500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data      7161500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total      7161500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.096672                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096672                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.081633                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081633                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.091892                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.091892                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.091892                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.091892                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84549.180328                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84549.180328                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        83500                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        83500                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84252.941176                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 84252.941176                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84252.941176                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 84252.941176                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse            89.996713                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs                 618                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               187                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs              3.304813                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst    89.996713                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.043944                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.043944                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.091309                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses              1931                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses             1931                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst          618                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total             618                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst           618                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total              618                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst          618                       # number of overall hits
-system.cpu.icache.overall_hits::total             618                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          254                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          254                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          254                       # number of overall misses
-system.cpu.icache.overall_misses::total           254                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     20808999                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     20808999                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     20808999                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     20808999                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     20808999                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     20808999                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst          872                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total          872                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst          872                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total          872                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst          872                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total          872                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.291284                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.291284                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.291284                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.291284                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.291284                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.291284                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81925.192913                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 81925.192913                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 81925.192913                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 81925.192913                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 81925.192913                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 81925.192913                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    65.500000                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst           67                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst           67                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst           67                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          187                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          187                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          187                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     15635499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     15635499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     15635499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     15635499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     15635499                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     15635499                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.214450                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.214450                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.214450                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.214450                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.214450                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.214450                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83612.294118                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83612.294118                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83612.294118                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 83612.294118                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83612.294118                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 83612.294118                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          135.588512                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  0                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs                    0                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    90.143699                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data    45.444813                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002751                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.001387                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.004138                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.008301                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             2448                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            2448                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.ReadExReq_misses::cpu.data           24                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total           24                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          187                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          187                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data           61                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total           61                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          187                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data           85                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           272                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          187                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data           85                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          272                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      1966500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      1966500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     15354000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     15354000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      5066000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      5066000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     15354000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data      7032500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     22386500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     15354000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data      7032500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     22386500                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data           24                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total           24                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          187                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          187                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data           61                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total           61                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          187                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data           85                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          272                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          187                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data           85                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          272                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81937.500000                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81937.500000                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82106.951872                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82106.951872                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83049.180328                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83049.180328                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82106.951872                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82735.294118                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 82303.308824                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82106.951872                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82735.294118                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 82303.308824                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data           24                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          187                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          187                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data           61                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total           61                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          187                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data           85                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          187                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data           85                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          272                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      1726500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      1726500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     13484000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     13484000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      4456000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      4456000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     13484000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data      6182500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     19666500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     13484000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data      6182500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     19666500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71937.500000                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71937.500000                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72106.951872                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72106.951872                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73049.180328                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73049.180328                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72106.951872                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72735.294118                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72303.308824                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72106.951872                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72735.294118                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72303.308824                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          272                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp           248                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq           24                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp           24                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          187                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq           61                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          374                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          170                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total               544                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        11968                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              17408                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples          272                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                272    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            272                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         136000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        280500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          2.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        127500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests           272                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED     13358500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp                248                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                24                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               24                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port          544                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                    544                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        17408                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   17408                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples               272                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     272    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 272                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              337500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            1437500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 21de058a2..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 05d0e3f61..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,3 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index 4e010ba65..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 19 2016 12:24:25
-gem5 executing on e108600-lin, pid 39590
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 1297500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index b12c3ecf5..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000001                       # Number of seconds simulated
-sim_ticks                                     1297500                       # Number of ticks simulated
-final_tick                                    1297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 601225                       # Simulator instruction rate (inst/s)
-host_op_rate                                   599847                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              301371607                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 241196                       # Number of bytes of host memory used
-host_seconds                                     0.00                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED      1297500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             10340                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              3016                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                13356                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        10340                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           10340                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data           2058                       # Number of bytes written to this memory
-system.physmem.bytes_written::total              2058                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2585                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                415                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  3000                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data               294                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                  294                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7969171484                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2324470135                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10293641618                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7969171484                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7969171484                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1586127168                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1586127168                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7969171484                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3910597303                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11879768786                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED      1297500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2585                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2596                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON         1297500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                             2596                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                       2596                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED      1297500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq                3000                       # Transaction distribution
-system.membus.trans_dist::ReadResp               3000                       # Transaction distribution
-system.membus.trans_dist::WriteReq                294                       # Transaction distribution
-system.membus.trans_dist::WriteResp               294                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port         5170                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port         1418                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   6588                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port        10340                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port         5074                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   15414                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              3294                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3294    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                3294                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/config.ini
deleted file mode 100644
index 41209dc7f..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/config.ini
+++ /dev/null
@@ -1,1456 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000
-time_sync_spin_threshold=100000
-
-[system]
-type=System
-children=clk_domain cpu dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=0:268435455:0:0:0:0
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.sys_port_proxy.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=clk_domain dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu.clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
-icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
-
-[system.cpu.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-page_policy=open_adaptive
-power_model=Null
-range=0:268435455:5:19:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10
-static_frontend_latency=10
-tBURST=5
-tCCD_L=0
-tCK=1
-tCL=14
-tCS=3
-tRAS=35
-tRCD=14
-tREFI=7800
-tRFC=260
-tRP=14
-tRRD=6
-tRRD_L=0
-tRTP=8
-tRTW=3
-tWR=15
-tWTR=8
-tXAW=30
-tXP=6
-tXPDLL=0
-tXS=270
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.ruby.dir_cntrl0.memory
-
-[system.ruby]
-type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 l2_cntrl0 memctrl_clk_domain network
-access_backing_store=false
-all_instructions=false
-block_size_bytes=64
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hot_lines=false
-memory_size_bits=48
-num_of_sequencers=1
-number_of_virtual_networks=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-phys_mem=Null
-power_model=Null
-randomization=false
-
-[system.ruby.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.ruby.dir_cntrl0]
-type=Directory_Controller
-children=directory requestToDir responseFromDir responseFromMemory responseToDir
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-directory=system.ruby.dir_cntrl0.directory
-directory_latency=6
-eventq_index=0
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestToDir=system.ruby.dir_cntrl0.requestToDir
-responseFromDir=system.ruby.dir_cntrl0.responseFromDir
-responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
-responseToDir=system.ruby.dir_cntrl0.responseToDir
-ruby_system=system.ruby
-system=system
-to_mem_ctrl_latency=1
-transitions_per_cycle=4
-version=0
-memory=system.mem_ctrls.port
-
-[system.ruby.dir_cntrl0.directory]
-type=RubyDirectoryMemory
-eventq_index=0
-numa_high_bit=5
-size=268435456
-version=0
-
-[system.ruby.dir_cntrl0.requestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[5]
-
-[system.ruby.dir_cntrl0.responseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[6]
-
-[system.ruby.dir_cntrl0.responseFromMemory]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.dir_cntrl0.responseToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[6]
-
-[system.ruby.l1_cntrl0]
-type=L1Cache_Controller
-children=L1Dcache L1Icache mandatoryQueue optionalQueue prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
-L1Dcache=system.ruby.l1_cntrl0.L1Dcache
-L1Icache=system.ruby.l1_cntrl0.L1Icache
-buffer_size=0
-clk_domain=system.cpu.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-enable_prefetch=false
-eventq_index=0
-l1_request_latency=2
-l1_response_latency=2
-l2_select_num_bits=0
-mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
-number_of_TBEs=256
-optionalQueue=system.ruby.l1_cntrl0.optionalQueue
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-prefetcher=system.ruby.l1_cntrl0.prefetcher
-recycle_latency=10
-requestFromL1Cache=system.ruby.l1_cntrl0.requestFromL1Cache
-requestToL1Cache=system.ruby.l1_cntrl0.requestToL1Cache
-responseFromL1Cache=system.ruby.l1_cntrl0.responseFromL1Cache
-responseToL1Cache=system.ruby.l1_cntrl0.responseToL1Cache
-ruby_system=system.ruby
-send_evictions=false
-sequencer=system.ruby.l1_cntrl0.sequencer
-system=system
-to_l2_latency=1
-transitions_per_cycle=4
-unblockFromL1Cache=system.ruby.l1_cntrl0.unblockFromL1Cache
-version=0
-
-[system.ruby.l1_cntrl0.L1Dcache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.L1Icache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=true
-replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.mandatoryQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.optionalQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.prefetcher]
-type=Prefetcher
-cross_page=false
-eventq_index=0
-nonunit_filter=8
-num_startup_pfs=1
-num_streams=4
-pf_per_stream=1
-sys=system
-train_misses=4
-unit_filter=8
-
-[system.ruby.l1_cntrl0.requestFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[0]
-
-[system.ruby.l1_cntrl0.requestToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[0]
-
-[system.ruby.l1_cntrl0.responseFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[1]
-
-[system.ruby.l1_cntrl0.responseToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[1]
-
-[system.ruby.l1_cntrl0.sequencer]
-type=RubySequencer
-clk_domain=system.cpu.clk_domain
-coreid=99
-dcache=system.ruby.l1_cntrl0.L1Dcache
-dcache_hit_latency=1
-deadlock_threshold=500000
-default_p_state=UNDEFINED
-eventq_index=0
-garnet_standalone=false
-icache=system.ruby.l1_cntrl0.L1Icache
-icache_hit_latency=1
-is_cpu_sequencer=true
-max_outstanding_requests=16
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.cpu.icache_port system.cpu.dcache_port
-
-[system.ruby.l1_cntrl0.unblockFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[2]
-
-[system.ruby.l2_cntrl0]
-type=L2Cache_Controller
-children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache responseFromL2Cache responseToL2Cache unblockToL2Cache
-DirRequestFromL2Cache=system.ruby.l2_cntrl0.DirRequestFromL2Cache
-L1RequestFromL2Cache=system.ruby.l2_cntrl0.L1RequestFromL2Cache
-L1RequestToL2Cache=system.ruby.l2_cntrl0.L1RequestToL2Cache
-L2cache=system.ruby.l2_cntrl0.L2cache
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-l2_request_latency=2
-l2_response_latency=2
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-responseFromL2Cache=system.ruby.l2_cntrl0.responseFromL2Cache
-responseToL2Cache=system.ruby.l2_cntrl0.responseToL2Cache
-ruby_system=system.ruby
-system=system
-to_l1_latency=1
-transitions_per_cycle=4
-unblockToL2Cache=system.ruby.l2_cntrl0.unblockToL2Cache
-version=0
-
-[system.ruby.l2_cntrl0.DirRequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[3]
-
-[system.ruby.l2_cntrl0.L1RequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[4]
-
-[system.ruby.l2_cntrl0.L1RequestToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[3]
-
-[system.ruby.l2_cntrl0.L2cache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l2_cntrl0.L2cache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=512
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l2_cntrl0.L2cache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=512
-
-[system.ruby.l2_cntrl0.responseFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[5]
-
-[system.ruby.l2_cntrl0.responseToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[4]
-
-[system.ruby.l2_cntrl0.unblockToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[2]
-
-[system.ruby.memctrl_clk_domain]
-type=DerivedClockDomain
-clk_divider=3
-clk_domain=system.ruby.clk_domain
-eventq_index=0
-
-[system.ruby.network]
-type=SimpleNetwork
-children=ext_links0 ext_links1 ext_links2 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_links0 int_links1 int_links2 int_links3 int_links4 int_links5 routers0 routers1 routers2 routers3
-adaptive_routing=false
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-control_msg_size=8
-default_p_state=UNDEFINED
-endpoint_bandwidth=1000
-eventq_index=0
-ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2
-int_link_buffers=system.ruby.network.int_link_buffers00 system.ruby.network.int_link_buffers01 system.ruby.network.int_link_buffers02 system.ruby.network.int_link_buffers03 system.ruby.network.int_link_buffers04 system.ruby.network.int_link_buffers05 system.ruby.network.int_link_buffers06 system.ruby.network.int_link_buffers07 system.ruby.network.int_link_buffers08 system.ruby.network.int_link_buffers09 system.ruby.network.int_link_buffers10 system.ruby.network.int_link_buffers11 system.ruby.network.int_link_buffers12 system.ruby.network.int_link_buffers13 system.ruby.network.int_link_buffers14 system.ruby.network.int_link_buffers15 system.ruby.network.int_link_buffers16 system.ruby.network.int_link_buffers17 system.ruby.network.int_link_buffers18 system.ruby.network.int_link_buffers19 system.ruby.network.int_link_buffers20 system.ruby.network.int_link_buffers21 system.ruby.network.int_link_buffers22 system.ruby.network.int_link_buffers23 system.ruby.network.int_link_buffers24 system.ruby.network.int_link_buffers25 system.ruby.network.int_link_buffers26 system.ruby.network.int_link_buffers27 system.ruby.network.int_link_buffers28 system.ruby.network.int_link_buffers29 system.ruby.network.int_link_buffers30 system.ruby.network.int_link_buffers31 system.ruby.network.int_link_buffers32 system.ruby.network.int_link_buffers33 system.ruby.network.int_link_buffers34 system.ruby.network.int_link_buffers35
-int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2 system.ruby.network.int_links3 system.ruby.network.int_links4 system.ruby.network.int_links5
-netifs=
-number_of_virtual_networks=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2 system.ruby.network.routers3
-ruby_system=system.ruby
-topology=Crossbar
-master=system.ruby.l1_cntrl0.requestToL1Cache.slave system.ruby.l1_cntrl0.responseToL1Cache.slave system.ruby.l2_cntrl0.unblockToL2Cache.slave system.ruby.l2_cntrl0.L1RequestToL2Cache.slave system.ruby.l2_cntrl0.responseToL2Cache.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.responseToDir.slave
-slave=system.ruby.l1_cntrl0.requestFromL1Cache.master system.ruby.l1_cntrl0.responseFromL1Cache.master system.ruby.l1_cntrl0.unblockFromL1Cache.master system.ruby.l2_cntrl0.DirRequestFromL2Cache.master system.ruby.l2_cntrl0.L1RequestFromL2Cache.master system.ruby.l2_cntrl0.responseFromL2Cache.master system.ruby.dir_cntrl0.responseFromDir.master
-
-[system.ruby.network.ext_links0]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l1_cntrl0
-int_node=system.ruby.network.routers0
-latency=1
-link_id=0
-weight=1
-
-[system.ruby.network.ext_links1]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l2_cntrl0
-int_node=system.ruby.network.routers1
-latency=1
-link_id=1
-weight=1
-
-[system.ruby.network.ext_links2]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.dir_cntrl0
-int_node=system.ruby.network.routers2
-latency=1
-link_id=2
-weight=1
-
-[system.ruby.network.int_link_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_links0]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=3
-src_node=system.ruby.network.routers0
-src_outport=
-weight=1
-
-[system.ruby.network.int_links1]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=4
-src_node=system.ruby.network.routers1
-src_outport=
-weight=1
-
-[system.ruby.network.int_links2]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=5
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.int_links3]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers0
-eventq_index=0
-latency=1
-link_id=6
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links4]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers1
-eventq_index=0
-latency=1
-link_id=7
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links5]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=8
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.routers0]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers0.port_buffers00 system.ruby.network.routers0.port_buffers01 system.ruby.network.routers0.port_buffers02 system.ruby.network.routers0.port_buffers03 system.ruby.network.routers0.port_buffers04 system.ruby.network.routers0.port_buffers05 system.ruby.network.routers0.port_buffers06 system.ruby.network.routers0.port_buffers07 system.ruby.network.routers0.port_buffers08 system.ruby.network.routers0.port_buffers09 system.ruby.network.routers0.port_buffers10 system.ruby.network.routers0.port_buffers11
-power_model=Null
-router_id=0
-virt_nets=3
-
-[system.ruby.network.routers0.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers1.port_buffers00 system.ruby.network.routers1.port_buffers01 system.ruby.network.routers1.port_buffers02 system.ruby.network.routers1.port_buffers03 system.ruby.network.routers1.port_buffers04 system.ruby.network.routers1.port_buffers05 system.ruby.network.routers1.port_buffers06 system.ruby.network.routers1.port_buffers07 system.ruby.network.routers1.port_buffers08 system.ruby.network.routers1.port_buffers09 system.ruby.network.routers1.port_buffers10 system.ruby.network.routers1.port_buffers11
-power_model=Null
-router_id=1
-virt_nets=3
-
-[system.ruby.network.routers1.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers2.port_buffers00 system.ruby.network.routers2.port_buffers01 system.ruby.network.routers2.port_buffers02 system.ruby.network.routers2.port_buffers03 system.ruby.network.routers2.port_buffers04 system.ruby.network.routers2.port_buffers05 system.ruby.network.routers2.port_buffers06 system.ruby.network.routers2.port_buffers07 system.ruby.network.routers2.port_buffers08 system.ruby.network.routers2.port_buffers09 system.ruby.network.routers2.port_buffers10 system.ruby.network.routers2.port_buffers11
-power_model=Null
-router_id=2
-virt_nets=3
-
-[system.ruby.network.routers2.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers3.port_buffers00 system.ruby.network.routers3.port_buffers01 system.ruby.network.routers3.port_buffers02 system.ruby.network.routers3.port_buffers03 system.ruby.network.routers3.port_buffers04 system.ruby.network.routers3.port_buffers05 system.ruby.network.routers3.port_buffers06 system.ruby.network.routers3.port_buffers07 system.ruby.network.routers3.port_buffers08 system.ruby.network.routers3.port_buffers09 system.ruby.network.routers3.port_buffers10 system.ruby.network.routers3.port_buffers11 system.ruby.network.routers3.port_buffers12 system.ruby.network.routers3.port_buffers13 system.ruby.network.routers3.port_buffers14 system.ruby.network.routers3.port_buffers15 system.ruby.network.routers3.port_buffers16 system.ruby.network.routers3.port_buffers17
-power_model=Null
-router_id=3
-virt_nets=3
-
-[system.ruby.network.routers3.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.sys_port_proxy]
-type=RubyPortProxy
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-is_cpu_sequencer=true
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.system_port
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simerr
deleted file mode 100755
index 63982fce4..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simerr
+++ /dev/null
@@ -1,11 +0,0 @@
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simout
deleted file mode 100755
index fcadeb2be..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA_MESI_Two_Level/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simout
-Redirecting stderr to build/ALPHA_MESI_Two_Level/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_Two_Level/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 13 2016 20:28:06
-gem5 started Oct 13 2016 20:28:32
-gem5 executing on e108600-lin, pid 8237
-command line: /work/curdun01/gem5-external.hg/build/ALPHA_MESI_Two_Level/gem5.opt -d build/ALPHA_MESI_Two_Level/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_Two_Level -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_Two_Level
-
-Global frequency set at 1000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 48659 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
deleted file mode 100644
index 28d393468..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
+++ /dev/null
@@ -1,758 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000049                       # Number of seconds simulated
-sim_ticks                                       48659                       # Number of ticks simulated
-final_tick                                      48659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  67712                       # Simulator instruction rate (inst/s)
-host_op_rate                                    67695                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                1277923                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 411644                       # Number of bytes of host memory used
-host_seconds                                     0.04                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             1                       # Clock period in ticks
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0        35008                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              35008                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0         6592                       # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total            6592                       # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0          547                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 547                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0          103                       # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total                103                       # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0    719455805                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             719455805                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0    135473396                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total            135473396                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0    854929201                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total            854929201                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs                         547                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                        103                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       547                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                      103                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM                  28032                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   35008                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                 6592                       # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ                    109                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                    57                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                43                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                26                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                84                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                84                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               24                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.totGap                         48574                       # Total gap between requests
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   547                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                  103                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     438                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples           83                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    339.277108                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   221.785975                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   292.728223                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           23     27.71%     27.71% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           19     22.89%     50.60% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383            6      7.23%     57.83% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511           10     12.05%     69.88% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639           11     13.25%     83.13% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            4      4.82%     87.95% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            3      3.61%     91.57% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            3      3.61%     95.18% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151            4      4.82%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total           83                       # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean            268                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean    268.000000                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::256-271            1    100.00%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat                         5659                       # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat                   13981                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat                       2190                       # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat                        12.92                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                   31.92                       # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW                       576.09                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                        21.04                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    719.46                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                    135.47                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         4.67                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      22.48                       # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits                      349                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 79.68                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                32.61                       # Row buffer hit rate for writes
-system.mem_ctrls.avgGap                         74.73                       # Average gap between requests
-system.mem_ctrls.pageHitRate                    75.21                       # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy                   199920                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy                    92736                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy                 2124864                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_0.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy              3071616                       # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy                85248                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.actPowerDownEnergy        18833256                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_0.prePowerDownEnergy          153600                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_0.totalEnergy               28249080                       # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower            580.552005                       # Core power per rank (mW)
-system.mem_ctrls_0.totalIdleTime                41659                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_0.memoryStateTime::IDLE           54                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::REF          1560                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::PRE_PDN          400                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT          5344                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT_PDN        41301                       # Time in different power states
-system.mem_ctrls_1.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy                   227976                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy                 2878848                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy                 133632                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_1.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy              4289136                       # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy               272256                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.actPowerDownEnergy        17021568                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_1.prePowerDownEnergy          466944                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_1.totalEnergy               29420880                       # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower            604.633881                       # Core power per rank (mW)
-system.mem_ctrls_1.totalIdleTime                37647                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_1.memoryStateTime::IDLE          541                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::REF          1560                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::PRE_PDN         1216                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT          8014                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT_PDN        37328                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.cpu.clk_domain.clock                         1                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON           48659                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            48659                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      48659                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.ruby.clk_domain.clock                        1                       # Clock period in ticks
-system.ruby.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
-system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
-system.ruby.delayHist::samples                   3612                       # delay histogram for all message
-system.ruby.delayHist::mean                  0.144518                       # delay histogram for all message
-system.ruby.delayHist::stdev                 0.930805                       # delay histogram for all message
-system.ruby.delayHist                    |        3486     96.51%     96.51% |           0      0.00%     96.51% |          81      2.24%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |          45      1.25%    100.00% |           0      0.00%    100.00% # delay histogram for all message
-system.ruby.delayHist::total                     3612                       # delay histogram for all message
-system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
-system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
-system.ruby.outstanding_req_hist_seqr::samples         3295                      
-system.ruby.outstanding_req_hist_seqr::mean            1                      
-system.ruby.outstanding_req_hist_seqr::gmean            1                      
-system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.outstanding_req_hist_seqr::total         3295                      
-system.ruby.latency_hist_seqr::bucket_size           64                      
-system.ruby.latency_hist_seqr::max_bucket          639                      
-system.ruby.latency_hist_seqr::samples           3294                      
-system.ruby.latency_hist_seqr::mean         13.772010                      
-system.ruby.latency_hist_seqr::gmean         2.084389                      
-system.ruby.latency_hist_seqr::stdev        31.264017                      
-system.ruby.latency_hist_seqr            |        2856     86.70%     86.70% |         431     13.08%     99.79% |           1      0.03%     99.82% |           0      0.00%     99.82% |           2      0.06%     99.88% |           4      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.latency_hist_seqr::total             3294                      
-system.ruby.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.hit_latency_hist_seqr::samples         2722                      
-system.ruby.hit_latency_hist_seqr::mean             1                      
-system.ruby.hit_latency_hist_seqr::gmean            1                      
-system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |        2722    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.hit_latency_hist_seqr::total         2722                      
-system.ruby.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.miss_latency_hist_seqr::samples          572                      
-system.ruby.miss_latency_hist_seqr::mean    74.550699                      
-system.ruby.miss_latency_hist_seqr::gmean    68.693513                      
-system.ruby.miss_latency_hist_seqr::stdev    34.041428                      
-system.ruby.miss_latency_hist_seqr       |         134     23.43%     23.43% |         431     75.35%     98.78% |           1      0.17%     98.95% |           0      0.00%     98.95% |           2      0.35%     99.30% |           4      0.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.miss_latency_hist_seqr::total          572                      
-system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.L1Dcache.demand_hits          437                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Dcache.demand_misses          272                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Dcache.demand_accesses          709                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.L1Icache.demand_hits         2285                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Icache.demand_misses          300                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Icache.demand_accesses         2585                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
-system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
-system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
-system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
-system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
-system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
-system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
-system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
-system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
-system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.l2_cntrl0.L2cache.demand_hits           25                       # Number of cache demand hits
-system.ruby.l2_cntrl0.L2cache.demand_misses          547                       # Number of cache demand misses
-system.ruby.l2_cntrl0.L2cache.demand_accesses          572                       # Number of cache demand accesses
-system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
-system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.percent_links_utilized     4.088658                      
-system.ruby.network.routers0.msg_count.Control::0          572                      
-system.ruby.network.routers0.msg_count.Request_Control::2          431                      
-system.ruby.network.routers0.msg_count.Response_Data::1          572                      
-system.ruby.network.routers0.msg_count.Response_Control::1          493                      
-system.ruby.network.routers0.msg_count.Response_Control::2          272                      
-system.ruby.network.routers0.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers0.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers0.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers0.msg_bytes.Control::0         4576                      
-system.ruby.network.routers0.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers0.msg_bytes.Response_Data::1        41184                      
-system.ruby.network.routers0.msg_bytes.Response_Control::1         3944                      
-system.ruby.network.routers0.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers0.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers0.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers1.percent_links_utilized     7.876241                      
-system.ruby.network.routers1.msg_count.Control::0         1119                      
-system.ruby.network.routers1.msg_count.Request_Control::2          431                      
-system.ruby.network.routers1.msg_count.Response_Data::1         1222                      
-system.ruby.network.routers1.msg_count.Response_Control::1         1468                      
-system.ruby.network.routers1.msg_count.Response_Control::2          272                      
-system.ruby.network.routers1.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers1.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers1.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers1.msg_bytes.Control::0         8952                      
-system.ruby.network.routers1.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers1.msg_bytes.Response_Data::1        87984                      
-system.ruby.network.routers1.msg_bytes.Response_Control::1        11744                      
-system.ruby.network.routers1.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers1.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers1.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers2.percent_links_utilized     3.787583                      
-system.ruby.network.routers2.msg_count.Control::0          547                      
-system.ruby.network.routers2.msg_count.Response_Data::1          650                      
-system.ruby.network.routers2.msg_count.Response_Control::1          975                      
-system.ruby.network.routers2.msg_bytes.Control::0         4376                      
-system.ruby.network.routers2.msg_bytes.Response_Data::1        46800                      
-system.ruby.network.routers2.msg_bytes.Response_Control::1         7800                      
-system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers3.percent_links_utilized     5.250827                      
-system.ruby.network.routers3.msg_count.Control::0         1119                      
-system.ruby.network.routers3.msg_count.Request_Control::2          431                      
-system.ruby.network.routers3.msg_count.Response_Data::1         1222                      
-system.ruby.network.routers3.msg_count.Response_Control::1         1468                      
-system.ruby.network.routers3.msg_count.Response_Control::2          272                      
-system.ruby.network.routers3.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers3.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers3.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers3.msg_bytes.Control::0         8952                      
-system.ruby.network.routers3.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers3.msg_bytes.Response_Data::1        87984                      
-system.ruby.network.routers3.msg_bytes.Response_Control::1        11744                      
-system.ruby.network.routers3.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers3.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers3.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers3.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.msg_count.Control            3357                      
-system.ruby.network.msg_count.Request_Control         1293                      
-system.ruby.network.msg_count.Response_Data         3666                      
-system.ruby.network.msg_count.Response_Control         5220                      
-system.ruby.network.msg_count.Writeback_Data          321                      
-system.ruby.network.msg_count.Writeback_Control          237                      
-system.ruby.network.msg_byte.Control            26856                      
-system.ruby.network.msg_byte.Request_Control        10344                      
-system.ruby.network.msg_byte.Response_Data       263952                      
-system.ruby.network.msg_byte.Response_Control        41760                      
-system.ruby.network.msg_byte.Writeback_Data        23112                      
-system.ruby.network.msg_byte.Writeback_Control         1896                      
-system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        48659                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.throttle0.link_utilization     5.860170                      
-system.ruby.network.routers0.throttle0.msg_count.Request_Control::2          431                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          572                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          124                      
-system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        41184                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          992                      
-system.ruby.network.routers0.throttle1.link_utilization     2.317146                      
-system.ruby.network.routers0.throttle1.msg_count.Control::0          572                      
-system.ruby.network.routers0.throttle1.msg_count.Response_Control::1          369                      
-system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          272                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4576                      
-system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::1         2952                      
-system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.routers1.throttle0.link_utilization     7.929674                      
-system.ruby.network.routers1.throttle0.msg_count.Control::0          572                      
-system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          547                      
-system.ruby.network.routers1.throttle0.msg_count.Response_Control::1          908                      
-system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          272                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4576                      
-system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        39384                      
-system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1         7264                      
-system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.routers1.throttle1.link_utilization     7.822808                      
-system.ruby.network.routers1.throttle1.msg_count.Control::0          547                      
-system.ruby.network.routers1.throttle1.msg_count.Request_Control::2          431                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          675                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          560                      
-system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4376                      
-system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        48600                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         4480                      
-system.ruby.network.routers2.throttle0.link_utilization     1.962638                      
-system.ruby.network.routers2.throttle0.msg_count.Control::0          547                      
-system.ruby.network.routers2.throttle0.msg_count.Response_Data::1          103                      
-system.ruby.network.routers2.throttle0.msg_count.Response_Control::1          436                      
-system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4376                      
-system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1         7416                      
-system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::1         3488                      
-system.ruby.network.routers2.throttle1.link_utilization     5.612528                      
-system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          547                      
-system.ruby.network.routers2.throttle1.msg_count.Response_Control::1          539                      
-system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        39384                      
-system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1         4312                      
-system.ruby.network.routers3.throttle0.link_utilization     5.860170                      
-system.ruby.network.routers3.throttle0.msg_count.Request_Control::2          431                      
-system.ruby.network.routers3.throttle0.msg_count.Response_Data::1          572                      
-system.ruby.network.routers3.throttle0.msg_count.Response_Control::1          124                      
-system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2         3448                      
-system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1        41184                      
-system.ruby.network.routers3.throttle0.msg_bytes.Response_Control::1          992                      
-system.ruby.network.routers3.throttle1.link_utilization     7.929674                      
-system.ruby.network.routers3.throttle1.msg_count.Control::0          572                      
-system.ruby.network.routers3.throttle1.msg_count.Response_Data::1          547                      
-system.ruby.network.routers3.throttle1.msg_count.Response_Control::1          908                      
-system.ruby.network.routers3.throttle1.msg_count.Response_Control::2          272                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::0           45                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::1           62                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Control::0           79                      
-system.ruby.network.routers3.throttle1.msg_bytes.Control::0         4576                      
-system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1        39384                      
-system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1         7264                      
-system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2         2176                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::0         3240                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::1         4464                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Control::0          632                      
-system.ruby.network.routers3.throttle2.link_utilization     1.962638                      
-system.ruby.network.routers3.throttle2.msg_count.Control::0          547                      
-system.ruby.network.routers3.throttle2.msg_count.Response_Data::1          103                      
-system.ruby.network.routers3.throttle2.msg_count.Response_Control::1          436                      
-system.ruby.network.routers3.throttle2.msg_bytes.Control::0         4376                      
-system.ruby.network.routers3.throttle2.msg_bytes.Response_Data::1         7416                      
-system.ruby.network.routers3.throttle2.msg_bytes.Response_Control::1         3488                      
-system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0::samples           968                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0::mean         0.371901                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0::stdev        1.685180                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0           |         923     95.35%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |          45      4.65%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_0::total             968                       # delay histogram for vnet_0
-system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::samples          2213                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::mean         0.073204                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::stdev        0.375650                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1           |        2132     96.34%     96.34% |           0      0.00%     96.34% |          81      3.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::total            2213                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::samples           431                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2           |         431    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::total             431                       # delay histogram for vnet_2
-system.ruby.LD.latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.latency_hist_seqr::samples          415                      
-system.ruby.LD.latency_hist_seqr::mean      33.824096                      
-system.ruby.LD.latency_hist_seqr::gmean      7.531942                      
-system.ruby.LD.latency_hist_seqr::stdev     41.807535                      
-system.ruby.LD.latency_hist_seqr         |         298     71.81%     71.81% |         115     27.71%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.latency_hist_seqr::total           415                      
-system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.LD.hit_latency_hist_seqr::samples          211                      
-system.ruby.LD.hit_latency_hist_seqr::mean            1                      
-system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
-system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |         211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.hit_latency_hist_seqr::total          211                      
-system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.miss_latency_hist_seqr::samples          204                      
-system.ruby.LD.miss_latency_hist_seqr::mean    67.774510                      
-system.ruby.LD.miss_latency_hist_seqr::gmean    60.800044                      
-system.ruby.LD.miss_latency_hist_seqr::stdev    35.866860                      
-system.ruby.LD.miss_latency_hist_seqr    |          87     42.65%     42.65% |         115     56.37%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           2      0.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.miss_latency_hist_seqr::total          204                      
-system.ruby.ST.latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.latency_hist_seqr::samples          294                      
-system.ruby.ST.latency_hist_seqr::mean      14.469388                      
-system.ruby.ST.latency_hist_seqr::gmean      2.523301                      
-system.ruby.ST.latency_hist_seqr::stdev     26.779037                      
-system.ruby.ST.latency_hist_seqr         |         226     76.87%     76.87% |           4      1.36%     78.23% |          33     11.22%     89.46% |           1      0.34%     89.80% |          14      4.76%     94.56% |          14      4.76%     99.32% |           2      0.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.latency_hist_seqr::total           294                      
-system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.ST.hit_latency_hist_seqr::samples          226                      
-system.ruby.ST.hit_latency_hist_seqr::mean            1                      
-system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
-system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |         226    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.hit_latency_hist_seqr::total          226                      
-system.ruby.ST.miss_latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.miss_latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.miss_latency_hist_seqr::samples           68                      
-system.ruby.ST.miss_latency_hist_seqr::mean    59.235294                      
-system.ruby.ST.miss_latency_hist_seqr::gmean    54.692111                      
-system.ruby.ST.miss_latency_hist_seqr::stdev    22.140068                      
-system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |           4      5.88%      5.88% |          33     48.53%     54.41% |           1      1.47%     55.88% |          14     20.59%     76.47% |          14     20.59%     97.06% |           2      2.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.miss_latency_hist_seqr::total           68                      
-system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.latency_hist_seqr::samples         2585                      
-system.ruby.IFETCH.latency_hist_seqr::mean    10.473501                      
-system.ruby.IFETCH.latency_hist_seqr::gmean     1.659469                      
-system.ruby.IFETCH.latency_hist_seqr::stdev    28.438724                      
-system.ruby.IFETCH.latency_hist_seqr     |        2294     88.74%     88.74% |         286     11.06%     99.81% |           1      0.04%     99.85% |           0      0.00%     99.85% |           2      0.08%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.latency_hist_seqr::total         2585                      
-system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.IFETCH.hit_latency_hist_seqr::samples         2285                      
-system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        2285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total         2285                      
-system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.miss_latency_hist_seqr::samples          300                      
-system.ruby.IFETCH.miss_latency_hist_seqr::mean    82.630000                      
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean    78.596235                      
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev    32.857141                      
-system.ruby.IFETCH.miss_latency_hist_seqr |           9      3.00%      3.00% |         286     95.33%     98.33% |           1      0.33%     98.67% |           0      0.00%     98.67% |           2      0.67%     99.33% |           2      0.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.miss_latency_hist_seqr::total          300                      
-system.ruby.Directory_Controller.Fetch            547      0.00%      0.00%
-system.ruby.Directory_Controller.Data             103      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Data          547      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Ack          103      0.00%      0.00%
-system.ruby.Directory_Controller.CleanReplacement          436      0.00%      0.00%
-system.ruby.Directory_Controller.I.Fetch          547      0.00%      0.00%
-system.ruby.Directory_Controller.M.Data           103      0.00%      0.00%
-system.ruby.Directory_Controller.M.CleanReplacement          436      0.00%      0.00%
-system.ruby.Directory_Controller.IM.Memory_Data          547      0.00%      0.00%
-system.ruby.Directory_Controller.MI.Memory_Ack          103      0.00%      0.00%
-system.ruby.L1Cache_Controller.Load               415      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ifetch            2585      0.00%      0.00%
-system.ruby.L1Cache_Controller.Store              294      0.00%      0.00%
-system.ruby.L1Cache_Controller.Inv                431      0.00%      0.00%
-system.ruby.L1Cache_Controller.L1_Replacement          502      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data_Exclusive          204      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data_all_Acks          368      0.00%      0.00%
-system.ruby.L1Cache_Controller.WB_Ack             124      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Load            182      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Ifetch          270      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Store            58      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Inv             162      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Load              22      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Ifetch            30      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Store             10      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.L1_Replacement          206      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Ifetch          2285      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Inv              124      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.L1_Replacement          172      0.00%      0.00%
-system.ruby.L1Cache_Controller.E.Load             140      0.00%      0.00%
-system.ruby.L1Cache_Controller.E.Store             41      0.00%      0.00%
-system.ruby.L1Cache_Controller.E.Inv               83      0.00%      0.00%
-system.ruby.L1Cache_Controller.E.L1_Replacement           79      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Load              71      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Store            185      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Inv               62      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.L1_Replacement           45      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data_Exclusive          204      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data_all_Acks          300      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Data_all_Acks           68      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_I.WB_Ack          124      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GET_INSTR          300      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETS            204      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETX             68      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_PUTX            124      0.00%      0.00%
-system.ruby.L2Cache_Controller.L2_Replacement           43      0.00%      0.00%
-system.ruby.L2Cache_Controller.L2_Replacement_clean          496      0.00%      0.00%
-system.ruby.L2Cache_Controller.Mem_Data           547      0.00%      0.00%
-system.ruby.L2Cache_Controller.Mem_Ack            539      0.00%      0.00%
-system.ruby.L2Cache_Controller.WB_Data             62      0.00%      0.00%
-system.ruby.L2Cache_Controller.Ack_all            369      0.00%      0.00%
-system.ruby.L2Cache_Controller.Exclusive_Unblock          272      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          291      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETS          192      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETX           64      0.00%      0.00%
-system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            9      0.00%      0.00%
-system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          286      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETS           12      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L2_Replacement           39      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L2_Replacement_clean           69      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT.L1_PUTX          124      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT.L2_Replacement            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT.L2_Replacement_clean          141      0.00%      0.00%
-system.ruby.L2Cache_Controller.M_I.Mem_Ack          539      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT_I.WB_Data            2      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT_I.Ack_all            2      0.00%      0.00%
-system.ruby.L2Cache_Controller.MCT_I.WB_Data           60      0.00%      0.00%
-system.ruby.L2Cache_Controller.MCT_I.Ack_all           81      0.00%      0.00%
-system.ruby.L2Cache_Controller.I_I.Ack_all          286      0.00%      0.00%
-system.ruby.L2Cache_Controller.ISS.Mem_Data          192      0.00%      0.00%
-system.ruby.L2Cache_Controller.IS.Mem_Data          291      0.00%      0.00%
-system.ruby.L2Cache_Controller.IM.Mem_Data           64      0.00%      0.00%
-system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          272      0.00%      0.00%
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
deleted file mode 100644
index 70212c16a..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
+++ /dev/null
@@ -1,1448 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000
-time_sync_spin_threshold=100000
-
-[system]
-type=System
-children=clk_domain cpu dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=0:268435455:0:0:0:0
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.sys_port_proxy.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=clk_domain dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu.clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
-icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
-
-[system.cpu.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-page_policy=open_adaptive
-power_model=Null
-range=0:268435455:5:19:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10
-static_frontend_latency=10
-tBURST=5
-tCCD_L=0
-tCK=1
-tCL=14
-tCS=3
-tRAS=35
-tRCD=14
-tREFI=7800
-tRFC=260
-tRP=14
-tRRD=6
-tRRD_L=0
-tRTP=8
-tRTW=3
-tWR=15
-tWTR=8
-tXAW=30
-tXP=6
-tXPDLL=0
-tXS=270
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.ruby.dir_cntrl0.memory
-
-[system.ruby]
-type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 l2_cntrl0 memctrl_clk_domain network
-access_backing_store=false
-all_instructions=false
-block_size_bytes=64
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hot_lines=false
-memory_size_bits=48
-num_of_sequencers=1
-number_of_virtual_networks=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-phys_mem=Null
-power_model=Null
-randomization=false
-
-[system.ruby.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.ruby.dir_cntrl0]
-type=Directory_Controller
-children=directory forwardFromDir requestToDir responseFromDir responseFromMemory responseToDir
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-directory=system.ruby.dir_cntrl0.directory
-directory_latency=6
-eventq_index=0
-forwardFromDir=system.ruby.dir_cntrl0.forwardFromDir
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestToDir=system.ruby.dir_cntrl0.requestToDir
-responseFromDir=system.ruby.dir_cntrl0.responseFromDir
-responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
-responseToDir=system.ruby.dir_cntrl0.responseToDir
-ruby_system=system.ruby
-system=system
-to_memory_controller_latency=1
-transitions_per_cycle=4
-version=0
-memory=system.mem_ctrls.port
-
-[system.ruby.dir_cntrl0.directory]
-type=RubyDirectoryMemory
-eventq_index=0
-numa_high_bit=5
-size=268435456
-version=0
-
-[system.ruby.dir_cntrl0.forwardFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[6]
-
-[system.ruby.dir_cntrl0.requestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[5]
-
-[system.ruby.dir_cntrl0.responseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[5]
-
-[system.ruby.dir_cntrl0.responseFromMemory]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.dir_cntrl0.responseToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[6]
-
-[system.ruby.l1_cntrl0]
-type=L1Cache_Controller
-children=L1Dcache L1Icache mandatoryQueue requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer triggerQueue
-L1Dcache=system.ruby.l1_cntrl0.L1Dcache
-L1Icache=system.ruby.l1_cntrl0.L1Icache
-buffer_size=0
-clk_domain=system.cpu.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-l2_select_num_bits=0
-mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestFromL1Cache=system.ruby.l1_cntrl0.requestFromL1Cache
-requestToL1Cache=system.ruby.l1_cntrl0.requestToL1Cache
-request_latency=2
-responseFromL1Cache=system.ruby.l1_cntrl0.responseFromL1Cache
-responseToL1Cache=system.ruby.l1_cntrl0.responseToL1Cache
-ruby_system=system.ruby
-send_evictions=false
-sequencer=system.ruby.l1_cntrl0.sequencer
-system=system
-transitions_per_cycle=4
-triggerQueue=system.ruby.l1_cntrl0.triggerQueue
-use_timeout_latency=50
-version=0
-
-[system.ruby.l1_cntrl0.L1Dcache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.L1Icache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=true
-replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.mandatoryQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.requestFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[0]
-
-[system.ruby.l1_cntrl0.requestToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[0]
-
-[system.ruby.l1_cntrl0.responseFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[1]
-
-[system.ruby.l1_cntrl0.responseToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[1]
-
-[system.ruby.l1_cntrl0.sequencer]
-type=RubySequencer
-clk_domain=system.cpu.clk_domain
-coreid=99
-dcache=system.ruby.l1_cntrl0.L1Dcache
-dcache_hit_latency=1
-deadlock_threshold=500000
-default_p_state=UNDEFINED
-eventq_index=0
-garnet_standalone=false
-icache=system.ruby.l1_cntrl0.L1Icache
-icache_hit_latency=1
-is_cpu_sequencer=true
-max_outstanding_requests=16
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.cpu.icache_port system.cpu.dcache_port
-
-[system.ruby.l1_cntrl0.triggerQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.l2_cntrl0]
-type=L2Cache_Controller
-children=GlobalRequestFromL2Cache GlobalRequestToL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache responseFromL2Cache responseToL2Cache triggerQueue
-GlobalRequestFromL2Cache=system.ruby.l2_cntrl0.GlobalRequestFromL2Cache
-GlobalRequestToL2Cache=system.ruby.l2_cntrl0.GlobalRequestToL2Cache
-L1RequestFromL2Cache=system.ruby.l2_cntrl0.L1RequestFromL2Cache
-L1RequestToL2Cache=system.ruby.l2_cntrl0.L1RequestToL2Cache
-L2cache=system.ruby.l2_cntrl0.L2cache
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-request_latency=2
-responseFromL2Cache=system.ruby.l2_cntrl0.responseFromL2Cache
-responseToL2Cache=system.ruby.l2_cntrl0.responseToL2Cache
-response_latency=2
-ruby_system=system.ruby
-system=system
-transitions_per_cycle=4
-triggerQueue=system.ruby.l2_cntrl0.triggerQueue
-version=0
-
-[system.ruby.l2_cntrl0.GlobalRequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[2]
-
-[system.ruby.l2_cntrl0.GlobalRequestToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[2]
-
-[system.ruby.l2_cntrl0.L1RequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[3]
-
-[system.ruby.l2_cntrl0.L1RequestToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[3]
-
-[system.ruby.l2_cntrl0.L2cache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l2_cntrl0.L2cache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=512
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l2_cntrl0.L2cache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=512
-
-[system.ruby.l2_cntrl0.responseFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[4]
-
-[system.ruby.l2_cntrl0.responseToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[4]
-
-[system.ruby.l2_cntrl0.triggerQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.memctrl_clk_domain]
-type=DerivedClockDomain
-clk_divider=3
-clk_domain=system.ruby.clk_domain
-eventq_index=0
-
-[system.ruby.network]
-type=SimpleNetwork
-children=ext_links0 ext_links1 ext_links2 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_links0 int_links1 int_links2 int_links3 int_links4 int_links5 routers0 routers1 routers2 routers3
-adaptive_routing=false
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-control_msg_size=8
-default_p_state=UNDEFINED
-endpoint_bandwidth=1000
-eventq_index=0
-ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2
-int_link_buffers=system.ruby.network.int_link_buffers00 system.ruby.network.int_link_buffers01 system.ruby.network.int_link_buffers02 system.ruby.network.int_link_buffers03 system.ruby.network.int_link_buffers04 system.ruby.network.int_link_buffers05 system.ruby.network.int_link_buffers06 system.ruby.network.int_link_buffers07 system.ruby.network.int_link_buffers08 system.ruby.network.int_link_buffers09 system.ruby.network.int_link_buffers10 system.ruby.network.int_link_buffers11 system.ruby.network.int_link_buffers12 system.ruby.network.int_link_buffers13 system.ruby.network.int_link_buffers14 system.ruby.network.int_link_buffers15 system.ruby.network.int_link_buffers16 system.ruby.network.int_link_buffers17 system.ruby.network.int_link_buffers18 system.ruby.network.int_link_buffers19 system.ruby.network.int_link_buffers20 system.ruby.network.int_link_buffers21 system.ruby.network.int_link_buffers22 system.ruby.network.int_link_buffers23 system.ruby.network.int_link_buffers24 system.ruby.network.int_link_buffers25 system.ruby.network.int_link_buffers26 system.ruby.network.int_link_buffers27 system.ruby.network.int_link_buffers28 system.ruby.network.int_link_buffers29 system.ruby.network.int_link_buffers30 system.ruby.network.int_link_buffers31 system.ruby.network.int_link_buffers32 system.ruby.network.int_link_buffers33 system.ruby.network.int_link_buffers34 system.ruby.network.int_link_buffers35
-int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2 system.ruby.network.int_links3 system.ruby.network.int_links4 system.ruby.network.int_links5
-netifs=
-number_of_virtual_networks=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2 system.ruby.network.routers3
-ruby_system=system.ruby
-topology=Crossbar
-master=system.ruby.l1_cntrl0.requestToL1Cache.slave system.ruby.l1_cntrl0.responseToL1Cache.slave system.ruby.l2_cntrl0.GlobalRequestToL2Cache.slave system.ruby.l2_cntrl0.L1RequestToL2Cache.slave system.ruby.l2_cntrl0.responseToL2Cache.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.responseToDir.slave
-slave=system.ruby.l1_cntrl0.requestFromL1Cache.master system.ruby.l1_cntrl0.responseFromL1Cache.master system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.master system.ruby.l2_cntrl0.L1RequestFromL2Cache.master system.ruby.l2_cntrl0.responseFromL2Cache.master system.ruby.dir_cntrl0.responseFromDir.master system.ruby.dir_cntrl0.forwardFromDir.master
-
-[system.ruby.network.ext_links0]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l1_cntrl0
-int_node=system.ruby.network.routers0
-latency=1
-link_id=0
-weight=1
-
-[system.ruby.network.ext_links1]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l2_cntrl0
-int_node=system.ruby.network.routers1
-latency=1
-link_id=1
-weight=1
-
-[system.ruby.network.ext_links2]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.dir_cntrl0
-int_node=system.ruby.network.routers2
-latency=1
-link_id=2
-weight=1
-
-[system.ruby.network.int_link_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_links0]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=3
-src_node=system.ruby.network.routers0
-src_outport=
-weight=1
-
-[system.ruby.network.int_links1]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=4
-src_node=system.ruby.network.routers1
-src_outport=
-weight=1
-
-[system.ruby.network.int_links2]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=5
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.int_links3]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers0
-eventq_index=0
-latency=1
-link_id=6
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links4]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers1
-eventq_index=0
-latency=1
-link_id=7
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links5]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=8
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.routers0]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers0.port_buffers00 system.ruby.network.routers0.port_buffers01 system.ruby.network.routers0.port_buffers02 system.ruby.network.routers0.port_buffers03 system.ruby.network.routers0.port_buffers04 system.ruby.network.routers0.port_buffers05 system.ruby.network.routers0.port_buffers06 system.ruby.network.routers0.port_buffers07 system.ruby.network.routers0.port_buffers08 system.ruby.network.routers0.port_buffers09 system.ruby.network.routers0.port_buffers10 system.ruby.network.routers0.port_buffers11
-power_model=Null
-router_id=0
-virt_nets=3
-
-[system.ruby.network.routers0.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers1.port_buffers00 system.ruby.network.routers1.port_buffers01 system.ruby.network.routers1.port_buffers02 system.ruby.network.routers1.port_buffers03 system.ruby.network.routers1.port_buffers04 system.ruby.network.routers1.port_buffers05 system.ruby.network.routers1.port_buffers06 system.ruby.network.routers1.port_buffers07 system.ruby.network.routers1.port_buffers08 system.ruby.network.routers1.port_buffers09 system.ruby.network.routers1.port_buffers10 system.ruby.network.routers1.port_buffers11
-power_model=Null
-router_id=1
-virt_nets=3
-
-[system.ruby.network.routers1.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers2.port_buffers00 system.ruby.network.routers2.port_buffers01 system.ruby.network.routers2.port_buffers02 system.ruby.network.routers2.port_buffers03 system.ruby.network.routers2.port_buffers04 system.ruby.network.routers2.port_buffers05 system.ruby.network.routers2.port_buffers06 system.ruby.network.routers2.port_buffers07 system.ruby.network.routers2.port_buffers08 system.ruby.network.routers2.port_buffers09 system.ruby.network.routers2.port_buffers10 system.ruby.network.routers2.port_buffers11
-power_model=Null
-router_id=2
-virt_nets=3
-
-[system.ruby.network.routers2.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers3.port_buffers00 system.ruby.network.routers3.port_buffers01 system.ruby.network.routers3.port_buffers02 system.ruby.network.routers3.port_buffers03 system.ruby.network.routers3.port_buffers04 system.ruby.network.routers3.port_buffers05 system.ruby.network.routers3.port_buffers06 system.ruby.network.routers3.port_buffers07 system.ruby.network.routers3.port_buffers08 system.ruby.network.routers3.port_buffers09 system.ruby.network.routers3.port_buffers10 system.ruby.network.routers3.port_buffers11 system.ruby.network.routers3.port_buffers12 system.ruby.network.routers3.port_buffers13 system.ruby.network.routers3.port_buffers14 system.ruby.network.routers3.port_buffers15 system.ruby.network.routers3.port_buffers16 system.ruby.network.routers3.port_buffers17
-power_model=Null
-router_id=3
-virt_nets=3
-
-[system.ruby.network.routers3.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.sys_port_proxy]
-type=RubyPortProxy
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-is_cpu_sequencer=true
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.system_port
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simerr
deleted file mode 100755
index 63982fce4..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simerr
+++ /dev/null
@@ -1,11 +0,0 @@
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout
deleted file mode 100755
index 42fdb4cc6..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout
-Redirecting stderr to build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 13 2016 20:30:58
-gem5 started Oct 13 2016 20:31:25
-gem5 executing on e108600-lin, pid 17791
-command line: /work/curdun01/gem5-external.hg/build/ALPHA_MOESI_CMP_directory/gem5.opt -d build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory
-
-Global frequency set at 1000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 44230 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
deleted file mode 100644
index 9060cd787..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
+++ /dev/null
@@ -1,752 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000044                       # Number of seconds simulated
-sim_ticks                                       44230                       # Number of ticks simulated
-final_tick                                      44230                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  73967                       # Simulator instruction rate (inst/s)
-host_op_rate                                    73941                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                1268663                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 415828                       # Number of bytes of host memory used
-host_seconds                                     0.03                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             1                       # Clock period in ticks
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0        29696                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              29696                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0         4992                       # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total            4992                       # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0          464                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 464                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0           78                       # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total                 78                       # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0    671399503                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             671399503                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0    112864572                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total            112864572                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0    784264074                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total            784264074                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs                         464                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                         78                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       464                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                       78                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM                  24576                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   29696                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                 4992                       # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                36                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                69                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                71                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12               29                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               66                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.totGap                         44144                       # Total gap between requests
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   464                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                   78                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     384                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples           75                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    308.906667                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   203.362375                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   281.413861                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           21     28.00%     28.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           20     26.67%     54.67% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383            8     10.67%     65.33% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511            8     10.67%     76.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639            6      8.00%     84.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            3      4.00%     88.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            4      5.33%     93.33% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            1      1.33%     94.67% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151            4      5.33%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total           75                       # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean            248                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean    248.000000                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::248-255            1    100.00%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat                         4911                       # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat                   12207                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat                       1920                       # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat                        12.79                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                   31.79                       # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW                       555.64                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                        23.15                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    671.40                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                    112.86                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         4.52                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      21.61                       # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits                      302                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 78.65                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                32.61                       # Row buffer hit rate for writes
-system.mem_ctrls.avgGap                         81.45                       # Average gap between requests
-system.mem_ctrls.pageHitRate                    73.72                       # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy                   178500                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy                    81144                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy                 1793568                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy              2736456                       # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy                72192                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.actPowerDownEnergy        16199400                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_0.prePowerDownEnergy          966144                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_0.totalEnergy               25100604                       # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower            567.501786                       # Core power per rank (mW)
-system.mem_ctrls_0.totalIdleTime                37998                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_0.memoryStateTime::IDLE           48                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::PRE_PDN         2516                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT          4841                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT_PDN        35525                       # Time in different power states
-system.mem_ctrls_1.actEnergy                   414120                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy                   208656                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy                 2593248                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy                 133632                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy              3830856                       # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy               258048                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.actPowerDownEnergy        15964560                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_1.prePowerDownEnergy           56448                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_1.totalEnergy               26532768                       # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower            599.881709                       # Core power per rank (mW)
-system.mem_ctrls_1.totalIdleTime                34371                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_1.memoryStateTime::IDLE          532                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::PRE_PDN          147                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT          7241                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT_PDN        35010                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.cpu.clk_domain.clock                         1                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON           44230                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            44230                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      44230                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.ruby.clk_domain.clock                        1                       # Clock period in ticks
-system.ruby.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
-system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
-system.ruby.outstanding_req_hist_seqr::samples         3295                      
-system.ruby.outstanding_req_hist_seqr::mean            1                      
-system.ruby.outstanding_req_hist_seqr::gmean            1                      
-system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.outstanding_req_hist_seqr::total         3295                      
-system.ruby.latency_hist_seqr::bucket_size           64                      
-system.ruby.latency_hist_seqr::max_bucket          639                      
-system.ruby.latency_hist_seqr::samples           3294                      
-system.ruby.latency_hist_seqr::mean         12.427444                      
-system.ruby.latency_hist_seqr::gmean         1.971908                      
-system.ruby.latency_hist_seqr::stdev        29.452789                      
-system.ruby.latency_hist_seqr            |        2910     88.34%     88.34% |         377     11.45%     99.79% |           2      0.06%     99.85% |           0      0.00%     99.85% |           3      0.09%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.latency_hist_seqr::total             3294                      
-system.ruby.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.hit_latency_hist_seqr::samples         2750                      
-system.ruby.hit_latency_hist_seqr::mean             1                      
-system.ruby.hit_latency_hist_seqr::gmean            1                      
-system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |        2750    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.hit_latency_hist_seqr::total         2750                      
-system.ruby.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.miss_latency_hist_seqr::samples          544                      
-system.ruby.miss_latency_hist_seqr::mean    70.194853                      
-system.ruby.miss_latency_hist_seqr::gmean    61.035379                      
-system.ruby.miss_latency_hist_seqr::stdev    35.442152                      
-system.ruby.miss_latency_hist_seqr       |         160     29.41%     29.41% |         377     69.30%     98.71% |           2      0.37%     99.08% |           0      0.00%     99.08% |           3      0.55%     99.63% |           2      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.miss_latency_hist_seqr::total          544                      
-system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.L1Dcache.demand_hits          435                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Dcache.demand_misses          274                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Dcache.demand_accesses          709                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.L1Icache.demand_hits         2315                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Icache.demand_misses          270                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Icache.demand_accesses         2585                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.l2_cntrl0.L2cache.demand_hits           80                       # Number of cache demand hits
-system.ruby.l2_cntrl0.L2cache.demand_misses          464                       # Number of cache demand misses
-system.ruby.l2_cntrl0.L2cache.demand_accesses          544                       # Number of cache demand accesses
-system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
-system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.percent_links_utilized     6.413068                      
-system.ruby.network.routers0.msg_count.Request_Control::0          544                      
-system.ruby.network.routers0.msg_count.Response_Data::2          464                      
-system.ruby.network.routers0.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers0.msg_count.Writeback_Data::2          482                      
-system.ruby.network.routers0.msg_count.Writeback_Control::0         1004                      
-system.ruby.network.routers0.msg_count.Unblock_Control::2          564                      
-system.ruby.network.routers0.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers0.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers0.msg_bytes.Writeback_Data::2        34704                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::0         8032                      
-system.ruby.network.routers0.msg_bytes.Unblock_Control::2         4512                      
-system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers1.percent_links_utilized     9.782388                      
-system.ruby.network.routers1.msg_count.Request_Control::0          544                      
-system.ruby.network.routers1.msg_count.Request_Control::1          464                      
-system.ruby.network.routers1.msg_count.Response_Data::2          928                      
-system.ruby.network.routers1.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers1.msg_count.Writeback_Data::2          560                      
-system.ruby.network.routers1.msg_count.Writeback_Control::0         1004                      
-system.ruby.network.routers1.msg_count.Writeback_Control::1          156                      
-system.ruby.network.routers1.msg_count.Unblock_Control::2         1027                      
-system.ruby.network.routers1.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers1.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers1.msg_bytes.Response_Data::2        66816                      
-system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers1.msg_bytes.Writeback_Data::2        40320                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::0         8032                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::1         1248                      
-system.ruby.network.routers1.msg_bytes.Unblock_Control::2         8216                      
-system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers2.percent_links_utilized     3.369319                      
-system.ruby.network.routers2.msg_count.Request_Control::1          464                      
-system.ruby.network.routers2.msg_count.Response_Data::2          464                      
-system.ruby.network.routers2.msg_count.Writeback_Data::2           78                      
-system.ruby.network.routers2.msg_count.Writeback_Control::1          156                      
-system.ruby.network.routers2.msg_count.Unblock_Control::2          463                      
-system.ruby.network.routers2.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers2.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers2.msg_bytes.Writeback_Data::2         5616                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::1         1248                      
-system.ruby.network.routers2.msg_bytes.Unblock_Control::2         3704                      
-system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers3.percent_links_utilized     6.521592                      
-system.ruby.network.routers3.msg_count.Request_Control::0          544                      
-system.ruby.network.routers3.msg_count.Request_Control::1          464                      
-system.ruby.network.routers3.msg_count.Response_Data::2          928                      
-system.ruby.network.routers3.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers3.msg_count.Writeback_Data::2          560                      
-system.ruby.network.routers3.msg_count.Writeback_Control::0         1004                      
-system.ruby.network.routers3.msg_count.Writeback_Control::1          156                      
-system.ruby.network.routers3.msg_count.Unblock_Control::2         1027                      
-system.ruby.network.routers3.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers3.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers3.msg_bytes.Response_Data::2        66816                      
-system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers3.msg_bytes.Writeback_Data::2        40320                      
-system.ruby.network.routers3.msg_bytes.Writeback_Control::0         8032                      
-system.ruby.network.routers3.msg_bytes.Writeback_Control::1         1248                      
-system.ruby.network.routers3.msg_bytes.Unblock_Control::2         8216                      
-system.ruby.network.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.msg_count.Request_Control         3024                      
-system.ruby.network.msg_count.Response_Data         2784                      
-system.ruby.network.msg_count.ResponseL2hit_Data          240                      
-system.ruby.network.msg_count.Writeback_Data         1680                      
-system.ruby.network.msg_count.Writeback_Control         3480                      
-system.ruby.network.msg_count.Unblock_Control         3081                      
-system.ruby.network.msg_byte.Request_Control        24192                      
-system.ruby.network.msg_byte.Response_Data       200448                      
-system.ruby.network.msg_byte.ResponseL2hit_Data        17280                      
-system.ruby.network.msg_byte.Writeback_Data       120960                      
-system.ruby.network.msg_byte.Writeback_Control        27840                      
-system.ruby.network.msg_byte.Unblock_Control        24648                      
-system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        44230                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.throttle0.link_utilization     6.102193                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::2          464                      
-system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers0.throttle1.link_utilization     6.723943                      
-system.ruby.network.routers0.throttle1.msg_count.Request_Control::0          544                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::2          482                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers0.throttle1.msg_count.Unblock_Control::2          564                      
-system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::2        34704                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers0.throttle1.msg_bytes.Unblock_Control::2         4512                      
-system.ruby.network.routers1.throttle0.link_utilization    11.532896                      
-system.ruby.network.routers1.throttle0.msg_count.Request_Control::0          544                      
-system.ruby.network.routers1.throttle0.msg_count.Response_Data::2          464                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::2          482                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers1.throttle0.msg_count.Unblock_Control::2          564                      
-system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::2        34704                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers1.throttle0.msg_bytes.Unblock_Control::2         4512                      
-system.ruby.network.routers1.throttle1.link_utilization     8.031879                      
-system.ruby.network.routers1.throttle1.msg_count.Request_Control::1          464                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Data::2          464                      
-system.ruby.network.routers1.throttle1.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::2           78                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers1.throttle1.msg_count.Unblock_Control::2          463                      
-system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers1.throttle1.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::2         5616                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers1.throttle1.msg_bytes.Unblock_Control::2         3704                      
-system.ruby.network.routers2.throttle0.link_utilization     1.929686                      
-system.ruby.network.routers2.throttle0.msg_count.Request_Control::1          464                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Data::2           78                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers2.throttle0.msg_count.Unblock_Control::2          463                      
-system.ruby.network.routers2.throttle0.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Data::2         5616                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers2.throttle0.msg_bytes.Unblock_Control::2         3704                      
-system.ruby.network.routers2.throttle1.link_utilization     4.808953                      
-system.ruby.network.routers2.throttle1.msg_count.Response_Data::2          464                      
-system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers3.throttle0.link_utilization     6.102193                      
-system.ruby.network.routers3.throttle0.msg_count.Response_Data::2          464                      
-system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::2           80                      
-system.ruby.network.routers3.throttle0.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::2         5760                      
-system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers3.throttle1.link_utilization    11.532896                      
-system.ruby.network.routers3.throttle1.msg_count.Request_Control::0          544                      
-system.ruby.network.routers3.throttle1.msg_count.Response_Data::2          464                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::2          482                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Control::0          502                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers3.throttle1.msg_count.Unblock_Control::2          564                      
-system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::0         4352                      
-system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::2        33408                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::2        34704                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Control::0         4016                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers3.throttle1.msg_bytes.Unblock_Control::2         4512                      
-system.ruby.network.routers3.throttle2.link_utilization     1.929686                      
-system.ruby.network.routers3.throttle2.msg_count.Request_Control::1          464                      
-system.ruby.network.routers3.throttle2.msg_count.Writeback_Data::2           78                      
-system.ruby.network.routers3.throttle2.msg_count.Writeback_Control::1           78                      
-system.ruby.network.routers3.throttle2.msg_count.Unblock_Control::2          463                      
-system.ruby.network.routers3.throttle2.msg_bytes.Request_Control::1         3712                      
-system.ruby.network.routers3.throttle2.msg_bytes.Writeback_Data::2         5616                      
-system.ruby.network.routers3.throttle2.msg_bytes.Writeback_Control::1          624                      
-system.ruby.network.routers3.throttle2.msg_bytes.Unblock_Control::2         3704                      
-system.ruby.LD.latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.latency_hist_seqr::samples          415                      
-system.ruby.LD.latency_hist_seqr::mean      27.790361                      
-system.ruby.LD.latency_hist_seqr::gmean      5.600782                      
-system.ruby.LD.latency_hist_seqr::stdev     40.269706                      
-system.ruby.LD.latency_hist_seqr         |         320     77.11%     77.11% |          92     22.17%     99.28% |           1      0.24%     99.52% |           0      0.00%     99.52% |           1      0.24%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.latency_hist_seqr::total           415                      
-system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.LD.hit_latency_hist_seqr::samples          233                      
-system.ruby.LD.hit_latency_hist_seqr::mean            1                      
-system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
-system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |         233    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.hit_latency_hist_seqr::total          233                      
-system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.miss_latency_hist_seqr::samples          182                      
-system.ruby.LD.miss_latency_hist_seqr::mean    62.087912                      
-system.ruby.LD.miss_latency_hist_seqr::gmean    50.836003                      
-system.ruby.LD.miss_latency_hist_seqr::stdev    40.030554                      
-system.ruby.LD.miss_latency_hist_seqr    |          87     47.80%     47.80% |          92     50.55%     98.35% |           1      0.55%     98.90% |           0      0.00%     98.90% |           1      0.55%     99.45% |           1      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.miss_latency_hist_seqr::total          182                      
-system.ruby.ST.latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.latency_hist_seqr::samples          294                      
-system.ruby.ST.latency_hist_seqr::mean      19.755102                      
-system.ruby.ST.latency_hist_seqr::gmean      3.497030                      
-system.ruby.ST.latency_hist_seqr::stdev     31.010753                      
-system.ruby.ST.latency_hist_seqr         |         202     68.71%     68.71% |          12      4.08%     72.79% |          34     11.56%     84.35% |           1      0.34%     84.69% |           0      0.00%     84.69% |          44     14.97%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.latency_hist_seqr::total           294                      
-system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.ST.hit_latency_hist_seqr::samples          202                      
-system.ruby.ST.hit_latency_hist_seqr::mean            1                      
-system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
-system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |         202    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.hit_latency_hist_seqr::total          202                      
-system.ruby.ST.miss_latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.miss_latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.miss_latency_hist_seqr::samples           92                      
-system.ruby.ST.miss_latency_hist_seqr::mean    60.934783                      
-system.ruby.ST.miss_latency_hist_seqr::gmean    54.635401                      
-system.ruby.ST.miss_latency_hist_seqr::stdev    24.518127                      
-system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |          12     13.04%     13.04% |          34     36.96%     50.00% |           1      1.09%     51.09% |           0      0.00%     51.09% |          44     47.83%     98.91% |           1      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.miss_latency_hist_seqr::total           92                      
-system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.latency_hist_seqr::samples         2585                      
-system.ruby.IFETCH.latency_hist_seqr::mean     9.127660                      
-system.ruby.IFETCH.latency_hist_seqr::gmean     1.562445                      
-system.ruby.IFETCH.latency_hist_seqr::stdev    26.109704                      
-system.ruby.IFETCH.latency_hist_seqr     |        2341     90.56%     90.56% |         240      9.28%     99.85% |           1      0.04%     99.88% |           0      0.00%     99.88% |           2      0.08%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.latency_hist_seqr::total         2585                      
-system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.IFETCH.hit_latency_hist_seqr::samples         2315                      
-system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        2315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total         2315                      
-system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.miss_latency_hist_seqr::samples          270                      
-system.ruby.IFETCH.miss_latency_hist_seqr::mean    78.814815                      
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean    71.697206                      
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev    33.251813                      
-system.ruby.IFETCH.miss_latency_hist_seqr |          26      9.63%      9.63% |         240     88.89%     98.52% |           1      0.37%     98.89% |           0      0.00%     98.89% |           2      0.74%     99.63% |           1      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.miss_latency_hist_seqr::total          270                      
-system.ruby.Directory_Controller.GETX              80      0.00%      0.00%
-system.ruby.Directory_Controller.GETS             384      0.00%      0.00%
-system.ruby.Directory_Controller.PUTX              78      0.00%      0.00%
-system.ruby.Directory_Controller.Unblock          262      0.00%      0.00%
-system.ruby.Directory_Controller.Last_Unblock          121      0.00%      0.00%
-system.ruby.Directory_Controller.Exclusive_Unblock           80      0.00%      0.00%
-system.ruby.Directory_Controller.Dirty_Writeback           78      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Data          464      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Ack           78      0.00%      0.00%
-system.ruby.Directory_Controller.I.GETX            40      0.00%      0.00%
-system.ruby.Directory_Controller.I.GETS           262      0.00%      0.00%
-system.ruby.Directory_Controller.I.Memory_Ack           77      0.00%      0.00%
-system.ruby.Directory_Controller.S.GETX            40      0.00%      0.00%
-system.ruby.Directory_Controller.S.GETS           122      0.00%      0.00%
-system.ruby.Directory_Controller.M.PUTX            78      0.00%      0.00%
-system.ruby.Directory_Controller.IS.Unblock          262      0.00%      0.00%
-system.ruby.Directory_Controller.IS.Memory_Data          262      0.00%      0.00%
-system.ruby.Directory_Controller.SS.Last_Unblock          121      0.00%      0.00%
-system.ruby.Directory_Controller.SS.Memory_Data          122      0.00%      0.00%
-system.ruby.Directory_Controller.MM.Exclusive_Unblock           80      0.00%      0.00%
-system.ruby.Directory_Controller.MM.Memory_Data           80      0.00%      0.00%
-system.ruby.Directory_Controller.MM.Memory_Ack            1      0.00%      0.00%
-system.ruby.Directory_Controller.MI.Dirty_Writeback           78      0.00%      0.00%
-system.ruby.L1Cache_Controller.Load               415      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ifetch            2585      0.00%      0.00%
-system.ruby.L1Cache_Controller.Store              294      0.00%      0.00%
-system.ruby.L1Cache_Controller.L1_Replacement          508      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data               436      0.00%      0.00%
-system.ruby.L1Cache_Controller.Exclusive_Data          108      0.00%      0.00%
-system.ruby.L1Cache_Controller.Writeback_Ack           20      0.00%      0.00%
-system.ruby.L1Cache_Controller.Writeback_Ack_Data          482      0.00%      0.00%
-system.ruby.L1Cache_Controller.All_acks            92      0.00%      0.00%
-system.ruby.L1Cache_Controller.Use_Timeout          108      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Load             182      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Ifetch           270      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Store             58      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Load             108      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Ifetch          2315      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Store             34      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.L1_Replacement          396      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Load               9      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Store              4      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.L1_Replacement           10      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Load            14      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Store            2      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Use_Timeout           14      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Load             89      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Store            84      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.L1_Replacement           96      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Load           13      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Store          112      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.L1_Replacement            6      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Use_Timeout           94      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Exclusive_Data           58      0.00%      0.00%
-system.ruby.L1Cache_Controller.SM.Exclusive_Data           34      0.00%      0.00%
-system.ruby.L1Cache_Controller.OM.All_acks           92      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data            436      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Exclusive_Data           16      0.00%      0.00%
-system.ruby.L1Cache_Controller.SI.Writeback_Ack           20      0.00%      0.00%
-system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data          376      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data          106      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETS            452      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETX             93      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_PUTX            106      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_PUTS_only          396      0.00%      0.00%
-system.ruby.L2Cache_Controller.All_Acks            80      0.00%      0.00%
-system.ruby.L2Cache_Controller.Data               464      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_WBCLEANDATA          376      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_WBDIRTYDATA          106      0.00%      0.00%
-system.ruby.L2Cache_Controller.Writeback_Ack           78      0.00%      0.00%
-system.ruby.L2Cache_Controller.Unblock            455      0.00%      0.00%
-system.ruby.L2Cache_Controller.Exclusive_Unblock          108      0.00%      0.00%
-system.ruby.L2Cache_Controller.L2_Replacement          443      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETS          384      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETX           45      0.00%      0.00%
-system.ruby.L2Cache_Controller.ILS.L1_GETX           32      0.00%      0.00%
-system.ruby.L2Cache_Controller.ILS.L1_PUTS_only          376      0.00%      0.00%
-system.ruby.L2Cache_Controller.ILX.L1_PUTX          106      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L1_GETS           52      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L1_GETX            1      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L2_Replacement          335      0.00%      0.00%
-system.ruby.L2Cache_Controller.SLS.L1_GETX            2      0.00%      0.00%
-system.ruby.L2Cache_Controller.SLS.L1_PUTS_only           20      0.00%      0.00%
-system.ruby.L2Cache_Controller.SLS.L2_Replacement           30      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETS           16      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETX           12      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L2_Replacement           78      0.00%      0.00%
-system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA          376      0.00%      0.00%
-system.ruby.L2Cache_Controller.SW.Unblock           20      0.00%      0.00%
-system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA          106      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGS.Data           384      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGS.Unblock          383      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGM.Data            46      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGMLS.Data           34      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGMO.All_Acks           80      0.00%      0.00%
-system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock           80      0.00%      0.00%
-system.ruby.L2Cache_Controller.MM.Exclusive_Unblock           12      0.00%      0.00%
-system.ruby.L2Cache_Controller.SS.Unblock           52      0.00%      0.00%
-system.ruby.L2Cache_Controller.OO.Exclusive_Unblock           16      0.00%      0.00%
-system.ruby.L2Cache_Controller.MI.L1_GETX            1      0.00%      0.00%
-system.ruby.L2Cache_Controller.MI.Writeback_Ack           78      0.00%      0.00%
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
deleted file mode 100644
index cf25b799b..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
+++ /dev/null
@@ -1,2138 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000
-time_sync_spin_threshold=100000
-
-[system]
-type=System
-children=clk_domain cpu dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=0:268435455:0:0:0:0
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.sys_port_proxy.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=clk_domain dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu.clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
-icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
-
-[system.cpu.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-page_policy=open_adaptive
-power_model=Null
-range=0:268435455:5:19:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10
-static_frontend_latency=10
-tBURST=5
-tCCD_L=0
-tCK=1
-tCL=14
-tCS=3
-tRAS=35
-tRCD=14
-tREFI=7800
-tRFC=260
-tRP=14
-tRRD=6
-tRRD_L=0
-tRTP=8
-tRTW=3
-tWR=15
-tWTR=8
-tXAW=30
-tXP=6
-tXPDLL=0
-tXS=270
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.ruby.dir_cntrl0.memory
-
-[system.ruby]
-type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 l2_cntrl0 memctrl_clk_domain network
-access_backing_store=false
-all_instructions=false
-block_size_bytes=64
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hot_lines=false
-memory_size_bits=48
-num_of_sequencers=1
-number_of_virtual_networks=6
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-phys_mem=Null
-power_model=Null
-randomization=false
-
-[system.ruby.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.ruby.dir_cntrl0]
-type=Directory_Controller
-children=directory dmaRequestToDir dmaResponseFromDir persistentFromDir persistentToDir requestFromDir requestToDir responseFromDir responseFromMemory responseToDir
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-directory=system.ruby.dir_cntrl0.directory
-directory_latency=5
-distributed_persistent=true
-dmaRequestToDir=system.ruby.dir_cntrl0.dmaRequestToDir
-dmaResponseFromDir=system.ruby.dir_cntrl0.dmaResponseFromDir
-eventq_index=0
-fixed_timeout_latency=100
-l2_select_num_bits=0
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-persistentFromDir=system.ruby.dir_cntrl0.persistentFromDir
-persistentToDir=system.ruby.dir_cntrl0.persistentToDir
-power_model=Null
-recycle_latency=10
-reissue_wakeup_latency=10
-requestFromDir=system.ruby.dir_cntrl0.requestFromDir
-requestToDir=system.ruby.dir_cntrl0.requestToDir
-responseFromDir=system.ruby.dir_cntrl0.responseFromDir
-responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
-responseToDir=system.ruby.dir_cntrl0.responseToDir
-ruby_system=system.ruby
-system=system
-to_memory_controller_latency=1
-transitions_per_cycle=4
-version=0
-memory=system.mem_ctrls.port
-
-[system.ruby.dir_cntrl0.directory]
-type=RubyDirectoryMemory
-eventq_index=0
-numa_high_bit=5
-size=268435456
-version=0
-
-[system.ruby.dir_cntrl0.dmaRequestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[10]
-
-[system.ruby.dir_cntrl0.dmaResponseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[9]
-
-[system.ruby.dir_cntrl0.persistentFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[8]
-
-[system.ruby.dir_cntrl0.persistentToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[9]
-
-[system.ruby.dir_cntrl0.requestFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[6]
-
-[system.ruby.dir_cntrl0.requestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[7]
-
-[system.ruby.dir_cntrl0.responseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[7]
-
-[system.ruby.dir_cntrl0.responseFromMemory]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.dir_cntrl0.responseToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[8]
-
-[system.ruby.l1_cntrl0]
-type=L1Cache_Controller
-children=L1Dcache L1Icache mandatoryQueue persistentFromL1Cache persistentToL1Cache requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer
-L1Dcache=system.ruby.l1_cntrl0.L1Dcache
-L1Icache=system.ruby.l1_cntrl0.L1Icache
-N_tokens=2
-buffer_size=0
-clk_domain=system.cpu.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-dynamic_timeout_enabled=true
-eventq_index=0
-fixed_timeout_latency=300
-l1_request_latency=2
-l1_response_latency=2
-l2_select_num_bits=0
-mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
-no_mig_atomic=true
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-persistentFromL1Cache=system.ruby.l1_cntrl0.persistentFromL1Cache
-persistentToL1Cache=system.ruby.l1_cntrl0.persistentToL1Cache
-power_model=Null
-recycle_latency=10
-reissue_wakeup_latency=10
-requestFromL1Cache=system.ruby.l1_cntrl0.requestFromL1Cache
-requestToL1Cache=system.ruby.l1_cntrl0.requestToL1Cache
-responseFromL1Cache=system.ruby.l1_cntrl0.responseFromL1Cache
-responseToL1Cache=system.ruby.l1_cntrl0.responseToL1Cache
-retry_threshold=1
-ruby_system=system.ruby
-send_evictions=false
-sequencer=system.ruby.l1_cntrl0.sequencer
-system=system
-transitions_per_cycle=4
-use_timeout_latency=50
-version=0
-
-[system.ruby.l1_cntrl0.L1Dcache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.L1Icache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.mandatoryQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.persistentFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[2]
-
-[system.ruby.l1_cntrl0.persistentToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[2]
-
-[system.ruby.l1_cntrl0.requestFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[0]
-
-[system.ruby.l1_cntrl0.requestToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[0]
-
-[system.ruby.l1_cntrl0.responseFromL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[1]
-
-[system.ruby.l1_cntrl0.responseToL1Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[1]
-
-[system.ruby.l1_cntrl0.sequencer]
-type=RubySequencer
-clk_domain=system.cpu.clk_domain
-coreid=99
-dcache=system.ruby.l1_cntrl0.L1Dcache
-dcache_hit_latency=1
-deadlock_threshold=500000
-default_p_state=UNDEFINED
-eventq_index=0
-garnet_standalone=false
-icache=system.ruby.l1_cntrl0.L1Icache
-icache_hit_latency=1
-is_cpu_sequencer=true
-max_outstanding_requests=16
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.cpu.icache_port system.cpu.dcache_port
-
-[system.ruby.l2_cntrl0]
-type=L2Cache_Controller
-children=GlobalRequestFromL2Cache GlobalRequestToL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache persistentToL2Cache responseFromL2Cache responseToL2Cache
-GlobalRequestFromL2Cache=system.ruby.l2_cntrl0.GlobalRequestFromL2Cache
-GlobalRequestToL2Cache=system.ruby.l2_cntrl0.GlobalRequestToL2Cache
-L1RequestFromL2Cache=system.ruby.l2_cntrl0.L1RequestFromL2Cache
-L1RequestToL2Cache=system.ruby.l2_cntrl0.L1RequestToL2Cache
-L2cache=system.ruby.l2_cntrl0.L2cache
-N_tokens=2
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-filtering_enabled=true
-l2_request_latency=5
-l2_response_latency=5
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-persistentToL2Cache=system.ruby.l2_cntrl0.persistentToL2Cache
-power_model=Null
-recycle_latency=10
-responseFromL2Cache=system.ruby.l2_cntrl0.responseFromL2Cache
-responseToL2Cache=system.ruby.l2_cntrl0.responseToL2Cache
-ruby_system=system.ruby
-system=system
-transitions_per_cycle=4
-version=0
-
-[system.ruby.l2_cntrl0.GlobalRequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[3]
-
-[system.ruby.l2_cntrl0.GlobalRequestToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[3]
-
-[system.ruby.l2_cntrl0.L1RequestFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[4]
-
-[system.ruby.l2_cntrl0.L1RequestToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[4]
-
-[system.ruby.l2_cntrl0.L2cache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l2_cntrl0.L2cache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=512
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l2_cntrl0.L2cache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=512
-
-[system.ruby.l2_cntrl0.persistentToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[6]
-
-[system.ruby.l2_cntrl0.responseFromL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[5]
-
-[system.ruby.l2_cntrl0.responseToL2Cache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[5]
-
-[system.ruby.memctrl_clk_domain]
-type=DerivedClockDomain
-clk_divider=3
-clk_domain=system.ruby.clk_domain
-eventq_index=0
-
-[system.ruby.network]
-type=SimpleNetwork
-children=ext_links0 ext_links1 ext_links2 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_link_buffers36 int_link_buffers37 int_link_buffers38 int_link_buffers39 int_link_buffers40 int_link_buffers41 int_link_buffers42 int_link_buffers43 int_link_buffers44 int_link_buffers45 int_link_buffers46 int_link_buffers47 int_link_buffers48 int_link_buffers49 int_link_buffers50 int_link_buffers51 int_link_buffers52 int_link_buffers53 int_link_buffers54 int_link_buffers55 int_link_buffers56 int_link_buffers57 int_link_buffers58 int_link_buffers59 int_link_buffers60 int_link_buffers61 int_link_buffers62 int_link_buffers63 int_link_buffers64 int_link_buffers65 int_link_buffers66 int_link_buffers67 int_link_buffers68 int_link_buffers69 int_link_buffers70 int_link_buffers71 int_links0 int_links1 int_links2 int_links3 int_links4 int_links5 routers0 routers1 routers2 routers3
-adaptive_routing=false
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-control_msg_size=8
-default_p_state=UNDEFINED
-endpoint_bandwidth=1000
-eventq_index=0
-ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2
-int_link_buffers=system.ruby.network.int_link_buffers00 system.ruby.network.int_link_buffers01 system.ruby.network.int_link_buffers02 system.ruby.network.int_link_buffers03 system.ruby.network.int_link_buffers04 system.ruby.network.int_link_buffers05 system.ruby.network.int_link_buffers06 system.ruby.network.int_link_buffers07 system.ruby.network.int_link_buffers08 system.ruby.network.int_link_buffers09 system.ruby.network.int_link_buffers10 system.ruby.network.int_link_buffers11 system.ruby.network.int_link_buffers12 system.ruby.network.int_link_buffers13 system.ruby.network.int_link_buffers14 system.ruby.network.int_link_buffers15 system.ruby.network.int_link_buffers16 system.ruby.network.int_link_buffers17 system.ruby.network.int_link_buffers18 system.ruby.network.int_link_buffers19 system.ruby.network.int_link_buffers20 system.ruby.network.int_link_buffers21 system.ruby.network.int_link_buffers22 system.ruby.network.int_link_buffers23 system.ruby.network.int_link_buffers24 system.ruby.network.int_link_buffers25 system.ruby.network.int_link_buffers26 system.ruby.network.int_link_buffers27 system.ruby.network.int_link_buffers28 system.ruby.network.int_link_buffers29 system.ruby.network.int_link_buffers30 system.ruby.network.int_link_buffers31 system.ruby.network.int_link_buffers32 system.ruby.network.int_link_buffers33 system.ruby.network.int_link_buffers34 system.ruby.network.int_link_buffers35 system.ruby.network.int_link_buffers36 system.ruby.network.int_link_buffers37 system.ruby.network.int_link_buffers38 system.ruby.network.int_link_buffers39 system.ruby.network.int_link_buffers40 system.ruby.network.int_link_buffers41 system.ruby.network.int_link_buffers42 system.ruby.network.int_link_buffers43 system.ruby.network.int_link_buffers44 system.ruby.network.int_link_buffers45 system.ruby.network.int_link_buffers46 system.ruby.network.int_link_buffers47 system.ruby.network.int_link_buffers48 system.ruby.network.int_link_buffers49 system.ruby.network.int_link_buffers50 system.ruby.network.int_link_buffers51 system.ruby.network.int_link_buffers52 system.ruby.network.int_link_buffers53 system.ruby.network.int_link_buffers54 system.ruby.network.int_link_buffers55 system.ruby.network.int_link_buffers56 system.ruby.network.int_link_buffers57 system.ruby.network.int_link_buffers58 system.ruby.network.int_link_buffers59 system.ruby.network.int_link_buffers60 system.ruby.network.int_link_buffers61 system.ruby.network.int_link_buffers62 system.ruby.network.int_link_buffers63 system.ruby.network.int_link_buffers64 system.ruby.network.int_link_buffers65 system.ruby.network.int_link_buffers66 system.ruby.network.int_link_buffers67 system.ruby.network.int_link_buffers68 system.ruby.network.int_link_buffers69 system.ruby.network.int_link_buffers70 system.ruby.network.int_link_buffers71
-int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2 system.ruby.network.int_links3 system.ruby.network.int_links4 system.ruby.network.int_links5
-netifs=
-number_of_virtual_networks=6
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2 system.ruby.network.routers3
-ruby_system=system.ruby
-topology=Crossbar
-master=system.ruby.l1_cntrl0.requestToL1Cache.slave system.ruby.l1_cntrl0.responseToL1Cache.slave system.ruby.l1_cntrl0.persistentToL1Cache.slave system.ruby.l2_cntrl0.GlobalRequestToL2Cache.slave system.ruby.l2_cntrl0.L1RequestToL2Cache.slave system.ruby.l2_cntrl0.responseToL2Cache.slave system.ruby.l2_cntrl0.persistentToL2Cache.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.responseToDir.slave system.ruby.dir_cntrl0.persistentToDir.slave system.ruby.dir_cntrl0.dmaRequestToDir.slave
-slave=system.ruby.l1_cntrl0.requestFromL1Cache.master system.ruby.l1_cntrl0.responseFromL1Cache.master system.ruby.l1_cntrl0.persistentFromL1Cache.master system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.master system.ruby.l2_cntrl0.L1RequestFromL2Cache.master system.ruby.l2_cntrl0.responseFromL2Cache.master system.ruby.dir_cntrl0.requestFromDir.master system.ruby.dir_cntrl0.responseFromDir.master system.ruby.dir_cntrl0.persistentFromDir.master system.ruby.dir_cntrl0.dmaResponseFromDir.master
-
-[system.ruby.network.ext_links0]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l1_cntrl0
-int_node=system.ruby.network.routers0
-latency=1
-link_id=0
-weight=1
-
-[system.ruby.network.ext_links1]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l2_cntrl0
-int_node=system.ruby.network.routers1
-latency=1
-link_id=1
-weight=1
-
-[system.ruby.network.ext_links2]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.dir_cntrl0
-int_node=system.ruby.network.routers2
-latency=1
-link_id=2
-weight=1
-
-[system.ruby.network.int_link_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers36]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers37]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers38]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers39]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers40]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers41]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers42]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers43]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers44]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers45]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers46]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers47]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers48]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers49]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers50]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers51]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers52]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers53]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers54]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers55]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers56]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers57]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers58]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers59]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers60]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers61]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers62]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers63]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers64]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers65]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers66]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers67]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers68]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers69]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers70]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers71]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_links0]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=3
-src_node=system.ruby.network.routers0
-src_outport=
-weight=1
-
-[system.ruby.network.int_links1]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=4
-src_node=system.ruby.network.routers1
-src_outport=
-weight=1
-
-[system.ruby.network.int_links2]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers3
-eventq_index=0
-latency=1
-link_id=5
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.int_links3]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers0
-eventq_index=0
-latency=1
-link_id=6
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links4]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers1
-eventq_index=0
-latency=1
-link_id=7
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.int_links5]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=8
-src_node=system.ruby.network.routers3
-src_outport=
-weight=1
-
-[system.ruby.network.routers0]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers0.port_buffers00 system.ruby.network.routers0.port_buffers01 system.ruby.network.routers0.port_buffers02 system.ruby.network.routers0.port_buffers03 system.ruby.network.routers0.port_buffers04 system.ruby.network.routers0.port_buffers05 system.ruby.network.routers0.port_buffers06 system.ruby.network.routers0.port_buffers07 system.ruby.network.routers0.port_buffers08 system.ruby.network.routers0.port_buffers09 system.ruby.network.routers0.port_buffers10 system.ruby.network.routers0.port_buffers11 system.ruby.network.routers0.port_buffers12 system.ruby.network.routers0.port_buffers13 system.ruby.network.routers0.port_buffers14 system.ruby.network.routers0.port_buffers15 system.ruby.network.routers0.port_buffers16 system.ruby.network.routers0.port_buffers17 system.ruby.network.routers0.port_buffers18 system.ruby.network.routers0.port_buffers19 system.ruby.network.routers0.port_buffers20 system.ruby.network.routers0.port_buffers21 system.ruby.network.routers0.port_buffers22 system.ruby.network.routers0.port_buffers23
-power_model=Null
-router_id=0
-virt_nets=6
-
-[system.ruby.network.routers0.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers1.port_buffers00 system.ruby.network.routers1.port_buffers01 system.ruby.network.routers1.port_buffers02 system.ruby.network.routers1.port_buffers03 system.ruby.network.routers1.port_buffers04 system.ruby.network.routers1.port_buffers05 system.ruby.network.routers1.port_buffers06 system.ruby.network.routers1.port_buffers07 system.ruby.network.routers1.port_buffers08 system.ruby.network.routers1.port_buffers09 system.ruby.network.routers1.port_buffers10 system.ruby.network.routers1.port_buffers11 system.ruby.network.routers1.port_buffers12 system.ruby.network.routers1.port_buffers13 system.ruby.network.routers1.port_buffers14 system.ruby.network.routers1.port_buffers15 system.ruby.network.routers1.port_buffers16 system.ruby.network.routers1.port_buffers17 system.ruby.network.routers1.port_buffers18 system.ruby.network.routers1.port_buffers19 system.ruby.network.routers1.port_buffers20 system.ruby.network.routers1.port_buffers21 system.ruby.network.routers1.port_buffers22 system.ruby.network.routers1.port_buffers23
-power_model=Null
-router_id=1
-virt_nets=6
-
-[system.ruby.network.routers1.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers2.port_buffers00 system.ruby.network.routers2.port_buffers01 system.ruby.network.routers2.port_buffers02 system.ruby.network.routers2.port_buffers03 system.ruby.network.routers2.port_buffers04 system.ruby.network.routers2.port_buffers05 system.ruby.network.routers2.port_buffers06 system.ruby.network.routers2.port_buffers07 system.ruby.network.routers2.port_buffers08 system.ruby.network.routers2.port_buffers09 system.ruby.network.routers2.port_buffers10 system.ruby.network.routers2.port_buffers11 system.ruby.network.routers2.port_buffers12 system.ruby.network.routers2.port_buffers13 system.ruby.network.routers2.port_buffers14 system.ruby.network.routers2.port_buffers15 system.ruby.network.routers2.port_buffers16 system.ruby.network.routers2.port_buffers17 system.ruby.network.routers2.port_buffers18 system.ruby.network.routers2.port_buffers19 system.ruby.network.routers2.port_buffers20 system.ruby.network.routers2.port_buffers21 system.ruby.network.routers2.port_buffers22 system.ruby.network.routers2.port_buffers23
-power_model=Null
-router_id=2
-virt_nets=6
-
-[system.ruby.network.routers2.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 port_buffers24 port_buffers25 port_buffers26 port_buffers27 port_buffers28 port_buffers29 port_buffers30 port_buffers31 port_buffers32 port_buffers33 port_buffers34 port_buffers35
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers3.port_buffers00 system.ruby.network.routers3.port_buffers01 system.ruby.network.routers3.port_buffers02 system.ruby.network.routers3.port_buffers03 system.ruby.network.routers3.port_buffers04 system.ruby.network.routers3.port_buffers05 system.ruby.network.routers3.port_buffers06 system.ruby.network.routers3.port_buffers07 system.ruby.network.routers3.port_buffers08 system.ruby.network.routers3.port_buffers09 system.ruby.network.routers3.port_buffers10 system.ruby.network.routers3.port_buffers11 system.ruby.network.routers3.port_buffers12 system.ruby.network.routers3.port_buffers13 system.ruby.network.routers3.port_buffers14 system.ruby.network.routers3.port_buffers15 system.ruby.network.routers3.port_buffers16 system.ruby.network.routers3.port_buffers17 system.ruby.network.routers3.port_buffers18 system.ruby.network.routers3.port_buffers19 system.ruby.network.routers3.port_buffers20 system.ruby.network.routers3.port_buffers21 system.ruby.network.routers3.port_buffers22 system.ruby.network.routers3.port_buffers23 system.ruby.network.routers3.port_buffers24 system.ruby.network.routers3.port_buffers25 system.ruby.network.routers3.port_buffers26 system.ruby.network.routers3.port_buffers27 system.ruby.network.routers3.port_buffers28 system.ruby.network.routers3.port_buffers29 system.ruby.network.routers3.port_buffers30 system.ruby.network.routers3.port_buffers31 system.ruby.network.routers3.port_buffers32 system.ruby.network.routers3.port_buffers33 system.ruby.network.routers3.port_buffers34 system.ruby.network.routers3.port_buffers35
-power_model=Null
-router_id=3
-virt_nets=6
-
-[system.ruby.network.routers3.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers3.port_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.sys_port_proxy]
-type=RubyPortProxy
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-is_cpu_sequencer=true
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.system_port
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simerr
deleted file mode 100755
index 63982fce4..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simerr
+++ /dev/null
@@ -1,11 +0,0 @@
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout
deleted file mode 100755
index 57e88573f..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout
-Redirecting stderr to build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 13 2016 20:33:48
-gem5 started Oct 13 2016 20:34:16
-gem5 executing on e108600-lin, pid 27527
-command line: /work/curdun01/gem5-external.hg/build/ALPHA_MOESI_CMP_token/gem5.opt -d build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token
-
-Global frequency set at 1000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 42756 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
deleted file mode 100644
index 7864412c9..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
+++ /dev/null
@@ -1,850 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000043                       # Number of seconds simulated
-sim_ticks                                       42756                       # Number of ticks simulated
-final_tick                                      42756                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                 103649                       # Simulator instruction rate (inst/s)
-host_op_rate                                   103608                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                1718399                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 412956                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             1                       # Clock period in ticks
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0        28672                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              28672                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0         5376                       # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total            5376                       # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0          448                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 448                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0           84                       # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total                 84                       # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0    670595940                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             670595940                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0    125736739                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total            125736739                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0    796332678                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total            796332678                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs                         448                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                         84                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       448                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                       84                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM                  24000                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   28672                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                 5376                       # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                    38                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                37                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                70                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                72                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12               23                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               60                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14               11                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.totGap                         42675                       # Total gap between requests
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   448                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                   84                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     375                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples           72                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    326.222222                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   214.888456                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   283.209683                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           20     27.78%     27.78% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           16     22.22%     50.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383           10     13.89%     63.89% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511            5      6.94%     70.83% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639            9     12.50%     83.33% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            2      2.78%     86.11% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            6      8.33%     94.44% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            2      2.78%     97.22% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151            2      2.78%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total           72                       # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean            245                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean    245.000000                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::240-247            1    100.00%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat                         4832                       # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat                   11957                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat                       1875                       # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat                        12.89                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                   31.89                       # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW                       561.32                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                        23.95                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    670.60                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                    125.74                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     4.39                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      21.84                       # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits                      296                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 78.93                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                32.61                       # Row buffer hit rate for writes
-system.mem_ctrls.avgGap                         80.22                       # Average gap between requests
-system.mem_ctrls.pageHitRate                    73.87                       # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy                   178500                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy                    81144                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy                 1816416                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy              2612424                       # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy                73344                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.actPowerDownEnergy        15837336                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_0.prePowerDownEnergy          808320                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_0.totalEnergy               24480684                       # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower            572.567219                       # Core power per rank (mW)
-system.mem_ctrls_0.totalIdleTime                36801                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_0.memoryStateTime::IDLE           51                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::PRE_PDN         2105                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT          4569                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT_PDN        34731                       # Time in different power states
-system.mem_ctrls_1.actEnergy                   392700                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy                   197064                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy                 2467584                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy                 133632                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy              3542208                       # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy               293376                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.actPowerDownEnergy        15524520                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_1.prePowerDownEnergy           68736                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_1.totalEnergy               25693020                       # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower            600.921976                       # Core power per rank (mW)
-system.mem_ctrls_1.totalIdleTime                33391                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_1.memoryStateTime::IDLE          512                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::PRE_PDN          179                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT          6720                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT_PDN        34045                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.cpu.clk_domain.clock                         1                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON           42756                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            42756                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      42756                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.ruby.clk_domain.clock                        1                       # Clock period in ticks
-system.ruby.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
-system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
-system.ruby.outstanding_req_hist_seqr::samples         3295                      
-system.ruby.outstanding_req_hist_seqr::mean            1                      
-system.ruby.outstanding_req_hist_seqr::gmean            1                      
-system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.outstanding_req_hist_seqr::total         3295                      
-system.ruby.latency_hist_seqr::bucket_size           64                      
-system.ruby.latency_hist_seqr::max_bucket          639                      
-system.ruby.latency_hist_seqr::samples           3294                      
-system.ruby.latency_hist_seqr::mean         11.979964                      
-system.ruby.latency_hist_seqr::gmean         1.922311                      
-system.ruby.latency_hist_seqr::stdev        28.863148                      
-system.ruby.latency_hist_seqr            |        2919     88.62%     88.62% |         368     11.17%     99.79% |           2      0.06%     99.85% |           1      0.03%     99.88% |           0      0.00%     99.88% |           4      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.latency_hist_seqr::total             3294                      
-system.ruby.hit_latency_hist_seqr::bucket_size            4                      
-system.ruby.hit_latency_hist_seqr::max_bucket           39                      
-system.ruby.hit_latency_hist_seqr::samples         2846                      
-system.ruby.hit_latency_hist_seqr::mean      1.555868                      
-system.ruby.hit_latency_hist_seqr::gmean     1.080822                      
-system.ruby.hit_latency_hist_seqr::stdev     3.505788                      
-system.ruby.hit_latency_hist_seqr        |        2776     97.54%     97.54% |           0      0.00%     97.54% |           0      0.00%     97.54% |           0      0.00%     97.54% |           0      0.00%     97.54% |           8      0.28%     97.82% |          62      2.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.hit_latency_hist_seqr::total         2846                      
-system.ruby.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.miss_latency_hist_seqr::samples          448                      
-system.ruby.miss_latency_hist_seqr::mean    78.200893                      
-system.ruby.miss_latency_hist_seqr::gmean    74.547837                      
-system.ruby.miss_latency_hist_seqr::stdev    31.179064                      
-system.ruby.miss_latency_hist_seqr       |          73     16.29%     16.29% |         368     82.14%     98.44% |           2      0.45%     98.88% |           1      0.22%     99.11% |           0      0.00%     99.11% |           4      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.miss_latency_hist_seqr::total          448                      
-system.ruby.Directory.incomplete_times_seqr          447                      
-system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.L1Dcache.demand_hits          461                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Dcache.demand_misses          248                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Dcache.demand_accesses          709                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.L1Icache.demand_hits         2315                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Icache.demand_misses          270                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Icache.demand_accesses         2585                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.l2_cntrl0.L2cache.demand_hits           64                       # Number of cache demand hits
-system.ruby.l2_cntrl0.L2cache.demand_misses          454                       # Number of cache demand misses
-system.ruby.l2_cntrl0.L2cache.demand_accesses          518                       # Number of cache demand accesses
-system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
-system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.percent_links_utilized     5.680489                      
-system.ruby.network.routers0.msg_count.Request_Control::1          518                      
-system.ruby.network.routers0.msg_count.Response_Data::4          448                      
-system.ruby.network.routers0.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers0.msg_count.Response_Control::4            1                      
-system.ruby.network.routers0.msg_count.Writeback_Data::4          502                      
-system.ruby.network.routers0.msg_count.Persistent_Control::3           16                      
-system.ruby.network.routers0.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers0.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers0.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers0.msg_bytes.Writeback_Data::4        36144                      
-system.ruby.network.routers0.msg_bytes.Persistent_Control::3          128                      
-system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers1.percent_links_utilized     4.239171                      
-system.ruby.network.routers1.msg_count.Request_Control::1          518                      
-system.ruby.network.routers1.msg_count.Request_Control::2          454                      
-system.ruby.network.routers1.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers1.msg_count.Response_Control::4            1                      
-system.ruby.network.routers1.msg_count.Writeback_Data::4          586                      
-system.ruby.network.routers1.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers1.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers1.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers1.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers1.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers1.msg_bytes.Writeback_Data::4        42192                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers1.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers2.percent_links_utilized     3.283165                      
-system.ruby.network.routers2.msg_count.Request_Control::2          454                      
-system.ruby.network.routers2.msg_count.Response_Data::4          448                      
-system.ruby.network.routers2.msg_count.Writeback_Data::4           84                      
-system.ruby.network.routers2.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers2.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers2.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers2.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers2.msg_bytes.Writeback_Data::4         6048                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers2.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers3.percent_links_utilized     4.400942                      
-system.ruby.network.routers3.msg_count.Request_Control::1          518                      
-system.ruby.network.routers3.msg_count.Request_Control::2          454                      
-system.ruby.network.routers3.msg_count.Response_Data::4          448                      
-system.ruby.network.routers3.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers3.msg_count.Response_Control::4            1                      
-system.ruby.network.routers3.msg_count.Writeback_Data::4          586                      
-system.ruby.network.routers3.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers3.msg_count.Persistent_Control::3           16                      
-system.ruby.network.routers3.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers3.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers3.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers3.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers3.msg_bytes.Writeback_Data::4        42192                      
-system.ruby.network.routers3.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers3.msg_bytes.Persistent_Control::3          128                      
-system.ruby.network.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.msg_count.Request_Control         2916                      
-system.ruby.network.msg_count.Response_Data         1344                      
-system.ruby.network.msg_count.ResponseL2hit_Data          210                      
-system.ruby.network.msg_count.Response_Control            3                      
-system.ruby.network.msg_count.Writeback_Data         1758                      
-system.ruby.network.msg_count.Writeback_Control         1095                      
-system.ruby.network.msg_count.Persistent_Control           48                      
-system.ruby.network.msg_byte.Request_Control        23328                      
-system.ruby.network.msg_byte.Response_Data        96768                      
-system.ruby.network.msg_byte.ResponseL2hit_Data        15120                      
-system.ruby.network.msg_byte.Response_Control           24                      
-system.ruby.network.msg_byte.Writeback_Data       126576                      
-system.ruby.network.msg_byte.Writeback_Control         8760                      
-system.ruby.network.msg_byte.Persistent_Control          384                      
-system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        42756                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.throttle0.link_utilization     5.462391                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::4          448                      
-system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Control::4            1                      
-system.ruby.network.routers0.throttle0.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers0.throttle0.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers0.throttle1.link_utilization     5.898587                      
-system.ruby.network.routers0.throttle1.msg_count.Request_Control::1          518                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::4          502                      
-system.ruby.network.routers0.throttle1.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::4        36144                      
-system.ruby.network.routers0.throttle1.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers1.throttle0.link_utilization     5.898587                      
-system.ruby.network.routers1.throttle0.msg_count.Request_Control::1          518                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::4          502                      
-system.ruby.network.routers1.throttle0.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::4        36144                      
-system.ruby.network.routers1.throttle0.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers1.throttle1.link_utilization     2.579755                      
-system.ruby.network.routers1.throttle1.msg_count.Request_Control::2          454                      
-system.ruby.network.routers1.throttle1.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Control::4            1                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::4           84                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers1.throttle1.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::4         6048                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers2.throttle0.link_utilization     1.851202                      
-system.ruby.network.routers2.throttle0.msg_count.Request_Control::2          454                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Data::4           84                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers2.throttle0.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers2.throttle0.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Data::4         6048                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers2.throttle0.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers2.throttle1.link_utilization     4.715128                      
-system.ruby.network.routers2.throttle1.msg_count.Response_Data::4          448                      
-system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers3.throttle0.link_utilization     5.453036                      
-system.ruby.network.routers3.throttle0.msg_count.Response_Data::4          448                      
-system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::4           70                      
-system.ruby.network.routers3.throttle0.msg_count.Response_Control::4            1                      
-system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4        32256                      
-system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::4         5040                      
-system.ruby.network.routers3.throttle0.msg_bytes.Response_Control::4            8                      
-system.ruby.network.routers3.throttle1.link_utilization     5.898587                      
-system.ruby.network.routers3.throttle1.msg_count.Request_Control::1          518                      
-system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::4          502                      
-system.ruby.network.routers3.throttle1.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::1         4144                      
-system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::4        36144                      
-system.ruby.network.routers3.throttle1.msg_bytes.Persistent_Control::3           64                      
-system.ruby.network.routers3.throttle2.link_utilization     1.851202                      
-system.ruby.network.routers3.throttle2.msg_count.Request_Control::2          454                      
-system.ruby.network.routers3.throttle2.msg_count.Writeback_Data::4           84                      
-system.ruby.network.routers3.throttle2.msg_count.Writeback_Control::4          365                      
-system.ruby.network.routers3.throttle2.msg_count.Persistent_Control::3            8                      
-system.ruby.network.routers3.throttle2.msg_bytes.Request_Control::2         3632                      
-system.ruby.network.routers3.throttle2.msg_bytes.Writeback_Data::4         6048                      
-system.ruby.network.routers3.throttle2.msg_bytes.Writeback_Control::4         2920                      
-system.ruby.network.routers3.throttle2.msg_bytes.Persistent_Control::3           64                      
-system.ruby.LD.latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.latency_hist_seqr::samples          415                      
-system.ruby.LD.latency_hist_seqr::mean      27.997590                      
-system.ruby.LD.latency_hist_seqr::gmean      5.837138                      
-system.ruby.LD.latency_hist_seqr::stdev     35.585408                      
-system.ruby.LD.latency_hist_seqr         |         233     56.14%     56.14% |          33      7.95%     64.10% |          48     11.57%     75.66% |           2      0.48%     76.14% |          68     16.39%     92.53% |          18      4.34%     96.87% |          10      2.41%     99.28% |           1      0.24%     99.52% |           0      0.00%     99.52% |           2      0.48%    100.00%
-system.ruby.LD.latency_hist_seqr::total           415                      
-system.ruby.LD.hit_latency_hist_seqr::bucket_size            4                      
-system.ruby.LD.hit_latency_hist_seqr::max_bucket           39                      
-system.ruby.LD.hit_latency_hist_seqr::samples          266                      
-system.ruby.LD.hit_latency_hist_seqr::mean     3.845865                      
-system.ruby.LD.hit_latency_hist_seqr::gmean     1.482816                      
-system.ruby.LD.hit_latency_hist_seqr::stdev     7.577195                      
-system.ruby.LD.hit_latency_hist_seqr     |         233     87.59%     87.59% |           0      0.00%     87.59% |           0      0.00%     87.59% |           0      0.00%     87.59% |           0      0.00%     87.59% |           1      0.38%     87.97% |          32     12.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.hit_latency_hist_seqr::total          266                      
-system.ruby.LD.miss_latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.miss_latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.miss_latency_hist_seqr::samples          149                      
-system.ruby.LD.miss_latency_hist_seqr::mean    71.114094                      
-system.ruby.LD.miss_latency_hist_seqr::gmean    67.393219                      
-system.ruby.LD.miss_latency_hist_seqr::stdev    22.792700                      
-system.ruby.LD.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |          48     32.21%     32.21% |           2      1.34%     33.56% |          68     45.64%     79.19% |          18     12.08%     91.28% |          10      6.71%     97.99% |           1      0.67%     98.66% |           0      0.00%     98.66% |           2      1.34%    100.00%
-system.ruby.LD.miss_latency_hist_seqr::total          149                      
-system.ruby.ST.latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.latency_hist_seqr::samples          294                      
-system.ruby.ST.latency_hist_seqr::mean      13.153061                      
-system.ruby.ST.latency_hist_seqr::gmean      2.398410                      
-system.ruby.ST.latency_hist_seqr::stdev     25.296880                      
-system.ruby.ST.latency_hist_seqr         |         228     77.55%     77.55% |          14      4.76%     82.31% |          20      6.80%     89.12% |           3      1.02%     90.14% |          23      7.82%     97.96% |           6      2.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.latency_hist_seqr::total           294                      
-system.ruby.ST.hit_latency_hist_seqr::bucket_size            4                      
-system.ruby.ST.hit_latency_hist_seqr::max_bucket           39                      
-system.ruby.ST.hit_latency_hist_seqr::samples          242                      
-system.ruby.ST.hit_latency_hist_seqr::mean     2.223140                      
-system.ruby.ST.hit_latency_hist_seqr::gmean     1.195990                      
-system.ruby.ST.hit_latency_hist_seqr::stdev     4.967926                      
-system.ruby.ST.hit_latency_hist_seqr     |         228     94.21%     94.21% |           0      0.00%     94.21% |           0      0.00%     94.21% |           0      0.00%     94.21% |           0      0.00%     94.21% |           7      2.89%     97.11% |           7      2.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.hit_latency_hist_seqr::total          242                      
-system.ruby.ST.miss_latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.miss_latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.miss_latency_hist_seqr::samples           52                      
-system.ruby.ST.miss_latency_hist_seqr::mean    64.019231                      
-system.ruby.ST.miss_latency_hist_seqr::gmean    61.135942                      
-system.ruby.ST.miss_latency_hist_seqr::stdev    18.838311                      
-system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |          20     38.46%     38.46% |           3      5.77%     44.23% |          23     44.23%     88.46% |           6     11.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.miss_latency_hist_seqr::total           52                      
-system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.latency_hist_seqr::samples         2585                      
-system.ruby.IFETCH.latency_hist_seqr::mean     9.275048                      
-system.ruby.IFETCH.latency_hist_seqr::gmean     1.568384                      
-system.ruby.IFETCH.latency_hist_seqr::stdev    27.157574                      
-system.ruby.IFETCH.latency_hist_seqr     |        2338     90.44%     90.44% |         242      9.36%     99.81% |           0      0.00%     99.81% |           1      0.04%     99.85% |           0      0.00%     99.85% |           4      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.latency_hist_seqr::total         2585                      
-system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            4                      
-system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           39                      
-system.ruby.IFETCH.hit_latency_hist_seqr::samples         2338                      
-system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.226262                      
-system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.031758                      
-system.ruby.IFETCH.hit_latency_hist_seqr::stdev     2.270469                      
-system.ruby.IFETCH.hit_latency_hist_seqr |        2315     99.02%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |          23      0.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total         2338                      
-system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.miss_latency_hist_seqr::samples          247                      
-system.ruby.IFETCH.miss_latency_hist_seqr::mean    85.461538                      
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean    82.604305                      
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev    35.418255                      
-system.ruby.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |         242     97.98%     97.98% |           0      0.00%     97.98% |           1      0.40%     98.38% |           0      0.00%     98.38% |           4      1.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.miss_latency_hist_seqr::total          247                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples         2776                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |        2776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::total         2776                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            4                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           39                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples           70                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    23.600000                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    23.569187                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.159710                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     11.43%     11.43% |          62     88.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::total           70                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::samples          448                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::mean    78.200893                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::gmean    74.547837                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    31.179064                      
-system.ruby.Directory.miss_mach_latency_hist_seqr |          73     16.29%     16.29% |         368     82.14%     98.44% |           2      0.45%     98.88% |           1      0.22%     99.11% |           0      0.00%     99.11% |           4      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_mach_latency_hist_seqr::total          448                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size           16                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket          159                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           82                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    82.000000                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples          233                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         233    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total          233                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            4                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           39                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples           33                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    23.939394                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    23.936802                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.348155                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.03%      3.03% |          32     96.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total           33                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples          149                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.114094                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.393219                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    22.792700                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          48     32.21%     32.21% |           2      1.34%     33.56% |          68     45.64%     79.19% |          18     12.08%     91.28% |          10      6.71%     97.99% |           1      0.67%     98.66% |           0      0.00%     98.66% |           2      1.34%    100.00%
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total          149                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples          228                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total          228                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            4                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           39                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples           14                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    22.142857                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    22.058564                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.994498                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total           14                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples           52                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean    64.019231                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    61.135942                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    18.838311                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          20     38.46%     38.46% |           3      5.77%     44.23% |          23     44.23%     88.46% |           6     11.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total           52                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples         2315                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        2315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total         2315                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            4                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           39                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples           23                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean           24                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    24.000000                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total           23                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          247                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    85.461538                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.604305                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    35.418255                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         242     97.98%     97.98% |           0      0.00%     97.98% |           1      0.40%     98.38% |           0      0.00%     98.38% |           4      1.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          247                      
-system.ruby.Directory_Controller.GETX              61      0.00%      0.00%
-system.ruby.Directory_Controller.GETS             398      0.00%      0.00%
-system.ruby.Directory_Controller.Lockdown            4      0.00%      0.00%
-system.ruby.Directory_Controller.Unlockdown            4      0.00%      0.00%
-system.ruby.Directory_Controller.Data_Owner            3      0.00%      0.00%
-system.ruby.Directory_Controller.Data_All_Tokens           81      0.00%      0.00%
-system.ruby.Directory_Controller.Ack_Owner           16      0.00%      0.00%
-system.ruby.Directory_Controller.Ack_Owner_All_Tokens          334      0.00%      0.00%
-system.ruby.Directory_Controller.Ack_All_Tokens           15      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Data          448      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Ack           84      0.00%      0.00%
-system.ruby.Directory_Controller.O.GETX            52      0.00%      0.00%
-system.ruby.Directory_Controller.O.GETS           396      0.00%      0.00%
-system.ruby.Directory_Controller.O.Ack_All_Tokens           15      0.00%      0.00%
-system.ruby.Directory_Controller.NO.GETX            6      0.00%      0.00%
-system.ruby.Directory_Controller.NO.Lockdown            1      0.00%      0.00%
-system.ruby.Directory_Controller.NO.Data_Owner            3      0.00%      0.00%
-system.ruby.Directory_Controller.NO.Data_All_Tokens           81      0.00%      0.00%
-system.ruby.Directory_Controller.NO.Ack_Owner           16      0.00%      0.00%
-system.ruby.Directory_Controller.NO.Ack_Owner_All_Tokens          334      0.00%      0.00%
-system.ruby.Directory_Controller.L.Unlockdown            4      0.00%      0.00%
-system.ruby.Directory_Controller.O_W.GETX            3      0.00%      0.00%
-system.ruby.Directory_Controller.O_W.GETS            2      0.00%      0.00%
-system.ruby.Directory_Controller.O_W.Memory_Ack           84      0.00%      0.00%
-system.ruby.Directory_Controller.L_NO_W.Memory_Data            3      0.00%      0.00%
-system.ruby.Directory_Controller.NO_W.Lockdown            3      0.00%      0.00%
-system.ruby.Directory_Controller.NO_W.Memory_Data          445      0.00%      0.00%
-system.ruby.L1Cache_Controller.Load               415      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ifetch            2585      0.00%      0.00%
-system.ruby.L1Cache_Controller.Store              294      0.00%      0.00%
-system.ruby.L1Cache_Controller.L1_Replacement          504      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data_Shared           56      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data_All_Tokens          462      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ack                  1      0.00%      0.00%
-system.ruby.L1Cache_Controller.Own_Lock_or_Unlock            8      0.00%      0.00%
-system.ruby.L1Cache_Controller.Request_Timeout            4      0.00%      0.00%
-system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers          461      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Load            182      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Ifetch          270      0.00%      0.00%
-system.ruby.L1Cache_Controller.NP.Store            58      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Load              29      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Ifetch           158      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.Store              8      0.00%      0.00%
-system.ruby.L1Cache_Controller.S.L1_Replacement           48      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Load              66      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Ifetch          1098      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Store             29      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.L1_Replacement          358      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock            4      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Load             96      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Store           103      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.L1_Replacement           96      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Load            36      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Ifetch         1059      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Store            3      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.L1_Replacement            1      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers          392      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Load            6      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Store           93      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.L1_Replacement            1      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers           69      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Data_All_Tokens           58      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Ack               1      0.00%      0.00%
-system.ruby.L1Cache_Controller.SM.Data_All_Tokens            8      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data_Shared           56      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data_All_Tokens          396      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock            4      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Request_Timeout            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETS            448      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETS_Last_Token            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.L1_GETX             66      0.00%      0.00%
-system.ruby.L2Cache_Controller.L2_Replacement          458      0.00%      0.00%
-system.ruby.L2Cache_Controller.Writeback_Shared_Data           21      0.00%      0.00%
-system.ruby.L2Cache_Controller.Writeback_All_Tokens          481      0.00%      0.00%
-system.ruby.L2Cache_Controller.Persistent_GETS            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.Own_Lock_or_Unlock            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETS          396      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.L1_GETX           50      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.Writeback_Shared_Data           18      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.Writeback_All_Tokens          448      0.00%      0.00%
-system.ruby.L2Cache_Controller.NP.Own_Lock_or_Unlock            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.I.L1_GETX            1      0.00%      0.00%
-system.ruby.L2Cache_Controller.I.L2_Replacement            9      0.00%      0.00%
-system.ruby.L2Cache_Controller.I.Writeback_Shared_Data            3      0.00%      0.00%
-system.ruby.L2Cache_Controller.I.Writeback_All_Tokens            6      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L1_GETS_Last_Token            4      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L1_GETX            1      0.00%      0.00%
-system.ruby.L2Cache_Controller.S.L2_Replacement           15      0.00%      0.00%
-system.ruby.L2Cache_Controller.O.L1_GETX            6      0.00%      0.00%
-system.ruby.L2Cache_Controller.O.L2_Replacement           19      0.00%      0.00%
-system.ruby.L2Cache_Controller.O.Writeback_All_Tokens           27      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETS           52      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L1_GETX            8      0.00%      0.00%
-system.ruby.L2Cache_Controller.M.L2_Replacement          415      0.00%      0.00%
-system.ruby.L2Cache_Controller.I_L.Persistent_GETS            4      0.00%      0.00%
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
deleted file mode 100644
index 8207d6ac7..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
+++ /dev/null
@@ -1,1514 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000
-time_sync_spin_threshold=100000
-
-[system]
-type=System
-children=clk_domain cpu dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=0:268435455:0:0:0:0
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.sys_port_proxy.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=clk_domain dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu.clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
-icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
-
-[system.cpu.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-page_policy=open_adaptive
-power_model=Null
-range=0:268435455:5:19:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10
-static_frontend_latency=10
-tBURST=5
-tCCD_L=0
-tCK=1
-tCL=14
-tCS=3
-tRAS=35
-tRCD=14
-tREFI=7800
-tRFC=260
-tRP=14
-tRRD=6
-tRRD_L=0
-tRTP=8
-tRTW=3
-tWR=15
-tWTR=8
-tXAW=30
-tXP=6
-tXPDLL=0
-tXS=270
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.ruby.dir_cntrl0.memory
-
-[system.ruby]
-type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 memctrl_clk_domain network
-access_backing_store=false
-all_instructions=false
-block_size_bytes=64
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hot_lines=false
-memory_size_bits=48
-num_of_sequencers=1
-number_of_virtual_networks=6
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-phys_mem=Null
-power_model=Null
-randomization=false
-
-[system.ruby.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.ruby.dir_cntrl0]
-type=Directory_Controller
-children=directory dmaRequestToDir dmaResponseFromDir forwardFromDir probeFilter requestToDir responseFromDir responseFromMemory responseToDir triggerQueue unblockToDir
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-directory=system.ruby.dir_cntrl0.directory
-dmaRequestToDir=system.ruby.dir_cntrl0.dmaRequestToDir
-dmaResponseFromDir=system.ruby.dir_cntrl0.dmaResponseFromDir
-eventq_index=0
-forwardFromDir=system.ruby.dir_cntrl0.forwardFromDir
-from_memory_controller_latency=2
-full_bit_dir_enabled=false
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-probeFilter=system.ruby.dir_cntrl0.probeFilter
-probe_filter_enabled=false
-recycle_latency=10
-requestToDir=system.ruby.dir_cntrl0.requestToDir
-responseFromDir=system.ruby.dir_cntrl0.responseFromDir
-responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
-responseToDir=system.ruby.dir_cntrl0.responseToDir
-ruby_system=system.ruby
-system=system
-to_memory_controller_latency=1
-transitions_per_cycle=4
-triggerQueue=system.ruby.dir_cntrl0.triggerQueue
-unblockToDir=system.ruby.dir_cntrl0.unblockToDir
-version=0
-memory=system.mem_ctrls.port
-
-[system.ruby.dir_cntrl0.directory]
-type=RubyDirectoryMemory
-eventq_index=0
-numa_high_bit=5
-size=268435456
-version=0
-
-[system.ruby.dir_cntrl0.dmaRequestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[5]
-
-[system.ruby.dir_cntrl0.dmaResponseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[5]
-
-[system.ruby.dir_cntrl0.forwardFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[3]
-
-[system.ruby.dir_cntrl0.probeFilter]
-type=RubyCache
-children=replacement_policy
-assoc=4
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.dir_cntrl0.probeFilter.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=1024
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.dir_cntrl0.probeFilter.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=4
-block_size=64
-eventq_index=0
-size=1024
-
-[system.ruby.dir_cntrl0.requestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[4]
-
-[system.ruby.dir_cntrl0.responseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[4]
-
-[system.ruby.dir_cntrl0.responseFromMemory]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.dir_cntrl0.responseToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[3]
-
-[system.ruby.dir_cntrl0.triggerQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.dir_cntrl0.unblockToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[2]
-
-[system.ruby.l1_cntrl0]
-type=L1Cache_Controller
-children=L1Dcache L1Icache L2cache forwardToCache mandatoryQueue requestFromCache responseFromCache responseToCache sequencer triggerQueue unblockFromCache
-L1Dcache=system.ruby.l1_cntrl0.L1Dcache
-L1Icache=system.ruby.l1_cntrl0.L1Icache
-L2cache=system.ruby.l1_cntrl0.L2cache
-buffer_size=0
-cache_response_latency=10
-clk_domain=system.cpu.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-forwardToCache=system.ruby.l1_cntrl0.forwardToCache
-issue_latency=2
-l2_cache_hit_latency=10
-mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
-no_mig_atomic=true
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestFromCache=system.ruby.l1_cntrl0.requestFromCache
-responseFromCache=system.ruby.l1_cntrl0.responseFromCache
-responseToCache=system.ruby.l1_cntrl0.responseToCache
-ruby_system=system.ruby
-send_evictions=false
-sequencer=system.ruby.l1_cntrl0.sequencer
-system=system
-transitions_per_cycle=4
-triggerQueue=system.ruby.l1_cntrl0.triggerQueue
-unblockFromCache=system.ruby.l1_cntrl0.unblockFromCache
-version=0
-
-[system.ruby.l1_cntrl0.L1Dcache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.L1Icache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=true
-replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.L2cache]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.L2cache.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=512
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.L2cache.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=512
-
-[system.ruby.l1_cntrl0.forwardToCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[0]
-
-[system.ruby.l1_cntrl0.mandatoryQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.requestFromCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[0]
-
-[system.ruby.l1_cntrl0.responseFromCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[1]
-
-[system.ruby.l1_cntrl0.responseToCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-slave=system.ruby.network.master[1]
-
-[system.ruby.l1_cntrl0.sequencer]
-type=RubySequencer
-clk_domain=system.cpu.clk_domain
-coreid=99
-dcache=system.ruby.l1_cntrl0.L1Dcache
-dcache_hit_latency=1
-deadlock_threshold=500000
-default_p_state=UNDEFINED
-eventq_index=0
-garnet_standalone=false
-icache=system.ruby.l1_cntrl0.L1Icache
-icache_hit_latency=1
-is_cpu_sequencer=true
-max_outstanding_requests=16
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.cpu.icache_port system.cpu.dcache_port
-
-[system.ruby.l1_cntrl0.triggerQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.unblockFromCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[2]
-
-[system.ruby.memctrl_clk_domain]
-type=DerivedClockDomain
-clk_divider=3
-clk_domain=system.ruby.clk_domain
-eventq_index=0
-
-[system.ruby.network]
-type=SimpleNetwork
-children=ext_links0 ext_links1 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_link_buffers36 int_link_buffers37 int_link_buffers38 int_link_buffers39 int_link_buffers40 int_link_buffers41 int_link_buffers42 int_link_buffers43 int_link_buffers44 int_link_buffers45 int_link_buffers46 int_link_buffers47 int_links0 int_links1 int_links2 int_links3 routers0 routers1 routers2
-adaptive_routing=false
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-control_msg_size=8
-default_p_state=UNDEFINED
-endpoint_bandwidth=1000
-eventq_index=0
-ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1
-int_link_buffers=system.ruby.network.int_link_buffers00 system.ruby.network.int_link_buffers01 system.ruby.network.int_link_buffers02 system.ruby.network.int_link_buffers03 system.ruby.network.int_link_buffers04 system.ruby.network.int_link_buffers05 system.ruby.network.int_link_buffers06 system.ruby.network.int_link_buffers07 system.ruby.network.int_link_buffers08 system.ruby.network.int_link_buffers09 system.ruby.network.int_link_buffers10 system.ruby.network.int_link_buffers11 system.ruby.network.int_link_buffers12 system.ruby.network.int_link_buffers13 system.ruby.network.int_link_buffers14 system.ruby.network.int_link_buffers15 system.ruby.network.int_link_buffers16 system.ruby.network.int_link_buffers17 system.ruby.network.int_link_buffers18 system.ruby.network.int_link_buffers19 system.ruby.network.int_link_buffers20 system.ruby.network.int_link_buffers21 system.ruby.network.int_link_buffers22 system.ruby.network.int_link_buffers23 system.ruby.network.int_link_buffers24 system.ruby.network.int_link_buffers25 system.ruby.network.int_link_buffers26 system.ruby.network.int_link_buffers27 system.ruby.network.int_link_buffers28 system.ruby.network.int_link_buffers29 system.ruby.network.int_link_buffers30 system.ruby.network.int_link_buffers31 system.ruby.network.int_link_buffers32 system.ruby.network.int_link_buffers33 system.ruby.network.int_link_buffers34 system.ruby.network.int_link_buffers35 system.ruby.network.int_link_buffers36 system.ruby.network.int_link_buffers37 system.ruby.network.int_link_buffers38 system.ruby.network.int_link_buffers39 system.ruby.network.int_link_buffers40 system.ruby.network.int_link_buffers41 system.ruby.network.int_link_buffers42 system.ruby.network.int_link_buffers43 system.ruby.network.int_link_buffers44 system.ruby.network.int_link_buffers45 system.ruby.network.int_link_buffers46 system.ruby.network.int_link_buffers47
-int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2 system.ruby.network.int_links3
-netifs=
-number_of_virtual_networks=6
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2
-ruby_system=system.ruby
-topology=Crossbar
-master=system.ruby.l1_cntrl0.forwardToCache.slave system.ruby.l1_cntrl0.responseToCache.slave system.ruby.dir_cntrl0.unblockToDir.slave system.ruby.dir_cntrl0.responseToDir.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.dmaRequestToDir.slave
-slave=system.ruby.l1_cntrl0.requestFromCache.master system.ruby.l1_cntrl0.responseFromCache.master system.ruby.l1_cntrl0.unblockFromCache.master system.ruby.dir_cntrl0.forwardFromDir.master system.ruby.dir_cntrl0.responseFromDir.master system.ruby.dir_cntrl0.dmaResponseFromDir.master
-
-[system.ruby.network.ext_links0]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l1_cntrl0
-int_node=system.ruby.network.routers0
-latency=1
-link_id=0
-weight=1
-
-[system.ruby.network.ext_links1]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.dir_cntrl0
-int_node=system.ruby.network.routers1
-latency=1
-link_id=1
-weight=1
-
-[system.ruby.network.int_link_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers36]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers37]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers38]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers39]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers40]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers41]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers42]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers43]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers44]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers45]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers46]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers47]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_links0]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=2
-src_node=system.ruby.network.routers0
-src_outport=
-weight=1
-
-[system.ruby.network.int_links1]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=3
-src_node=system.ruby.network.routers1
-src_outport=
-weight=1
-
-[system.ruby.network.int_links2]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers0
-eventq_index=0
-latency=1
-link_id=4
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.int_links3]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers1
-eventq_index=0
-latency=1
-link_id=5
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.routers0]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers0.port_buffers00 system.ruby.network.routers0.port_buffers01 system.ruby.network.routers0.port_buffers02 system.ruby.network.routers0.port_buffers03 system.ruby.network.routers0.port_buffers04 system.ruby.network.routers0.port_buffers05 system.ruby.network.routers0.port_buffers06 system.ruby.network.routers0.port_buffers07 system.ruby.network.routers0.port_buffers08 system.ruby.network.routers0.port_buffers09 system.ruby.network.routers0.port_buffers10 system.ruby.network.routers0.port_buffers11 system.ruby.network.routers0.port_buffers12 system.ruby.network.routers0.port_buffers13 system.ruby.network.routers0.port_buffers14 system.ruby.network.routers0.port_buffers15 system.ruby.network.routers0.port_buffers16 system.ruby.network.routers0.port_buffers17
-power_model=Null
-router_id=0
-virt_nets=6
-
-[system.ruby.network.routers0.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers1.port_buffers00 system.ruby.network.routers1.port_buffers01 system.ruby.network.routers1.port_buffers02 system.ruby.network.routers1.port_buffers03 system.ruby.network.routers1.port_buffers04 system.ruby.network.routers1.port_buffers05 system.ruby.network.routers1.port_buffers06 system.ruby.network.routers1.port_buffers07 system.ruby.network.routers1.port_buffers08 system.ruby.network.routers1.port_buffers09 system.ruby.network.routers1.port_buffers10 system.ruby.network.routers1.port_buffers11 system.ruby.network.routers1.port_buffers12 system.ruby.network.routers1.port_buffers13 system.ruby.network.routers1.port_buffers14 system.ruby.network.routers1.port_buffers15 system.ruby.network.routers1.port_buffers16 system.ruby.network.routers1.port_buffers17
-power_model=Null
-router_id=1
-virt_nets=6
-
-[system.ruby.network.routers1.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers2.port_buffers00 system.ruby.network.routers2.port_buffers01 system.ruby.network.routers2.port_buffers02 system.ruby.network.routers2.port_buffers03 system.ruby.network.routers2.port_buffers04 system.ruby.network.routers2.port_buffers05 system.ruby.network.routers2.port_buffers06 system.ruby.network.routers2.port_buffers07 system.ruby.network.routers2.port_buffers08 system.ruby.network.routers2.port_buffers09 system.ruby.network.routers2.port_buffers10 system.ruby.network.routers2.port_buffers11 system.ruby.network.routers2.port_buffers12 system.ruby.network.routers2.port_buffers13 system.ruby.network.routers2.port_buffers14 system.ruby.network.routers2.port_buffers15 system.ruby.network.routers2.port_buffers16 system.ruby.network.routers2.port_buffers17 system.ruby.network.routers2.port_buffers18 system.ruby.network.routers2.port_buffers19 system.ruby.network.routers2.port_buffers20 system.ruby.network.routers2.port_buffers21 system.ruby.network.routers2.port_buffers22 system.ruby.network.routers2.port_buffers23
-power_model=Null
-router_id=2
-virt_nets=6
-
-[system.ruby.network.routers2.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.sys_port_proxy]
-type=RubyPortProxy
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-is_cpu_sequencer=true
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.system_port
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simerr
deleted file mode 100755
index 63982fce4..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simerr
+++ /dev/null
@@ -1,11 +0,0 @@
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout
deleted file mode 100755
index 35b481dda..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout
-Redirecting stderr to build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 13 2016 20:24:36
-gem5 started Oct 13 2016 20:24:58
-gem5 executing on e108600-lin, pid 38874
-command line: /work/curdun01/gem5-external.hg/build/ALPHA_MOESI_hammer/gem5.opt -d build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer
-
-Global frequency set at 1000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 35056 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
deleted file mode 100644
index af200054c..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
+++ /dev/null
@@ -1,778 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000035                       # Number of seconds simulated
-sim_ticks                                       35056                       # Number of ticks simulated
-final_tick                                      35056                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  89727                       # Simulator instruction rate (inst/s)
-host_op_rate                                    89697                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                1219820                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 412632                       # Number of bytes of host memory used
-host_seconds                                     0.03                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             1                       # Clock period in ticks
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0        28224                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              28224                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0         5184                       # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total            5184                       # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0          441                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 441                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0           81                       # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total                 81                       # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0    805111821                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             805111821                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0    147877681                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total            147877681                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0    952989503                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total            952989503                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs                         441                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                         81                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       441                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                       81                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM                  24000                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   28224                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                 5184                       # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                37                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                72                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                71                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12               23                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               59                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14               11                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.totGap                         34986                       # Total gap between requests
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   441                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                   81                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     375                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples           67                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    356.298507                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   230.035457                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   306.978482                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           19     28.36%     28.36% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           11     16.42%     44.78% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383           10     14.93%     59.70% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511            7     10.45%     70.15% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639            6      8.96%     79.10% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            4      5.97%     85.07% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            3      4.48%     89.55% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            3      4.48%     94.03% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151            4      5.97%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total           67                       # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean            245                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean    245.000000                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::240-247            1    100.00%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat                         4501                       # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat                   11626                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat                       1875                       # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat                        12.00                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                   31.00                       # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW                       684.62                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                        29.21                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    805.11                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                    147.88                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         5.58                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     5.35                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      21.49                       # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits                      302                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 80.53                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                32.61                       # Row buffer hit rate for writes
-system.mem_ctrls.avgGap                         67.02                       # Average gap between requests
-system.mem_ctrls.pageHitRate                    75.30                       # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy                   164220                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy                    77280                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy                 1839264                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy              2689032                       # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy                56064                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.actPowerDownEnergy        13011960                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_0.prePowerDownEnergy          183552                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_0.totalEnergy               20479932                       # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower            584.206184                       # Core power per rank (mW)
-system.mem_ctrls_0.totalIdleTime                29013                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_0.memoryStateTime::IDLE           34                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::REF          1040                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::PRE_PDN          478                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT          4969                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT_PDN        28535                       # Time in different power states
-system.mem_ctrls_1.actEnergy                   364140                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy                   181608                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy                 2444736                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy                 133632                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_1.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy              3405408                       # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy               211968                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.actPowerDownEnergy        12011952                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_1.prePowerDownEnergy          266496                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_1.totalEnergy               21478500                       # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower            612.691123                       # Core power per rank (mW)
-system.mem_ctrls_1.totalIdleTime                26306                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_1.memoryStateTime::IDLE          440                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::REF          1040                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::PRE_PDN          694                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT          6540                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT_PDN        26342                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.cpu.clk_domain.clock                         1                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON           35056                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            35056                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      35056                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.ruby.clk_domain.clock                        1                       # Clock period in ticks
-system.ruby.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
-system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
-system.ruby.outstanding_req_hist_seqr::samples         3295                      
-system.ruby.outstanding_req_hist_seqr::mean            1                      
-system.ruby.outstanding_req_hist_seqr::gmean            1                      
-system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.outstanding_req_hist_seqr::total         3295                      
-system.ruby.latency_hist_seqr::bucket_size           32                      
-system.ruby.latency_hist_seqr::max_bucket          319                      
-system.ruby.latency_hist_seqr::samples           3294                      
-system.ruby.latency_hist_seqr::mean          9.642380                      
-system.ruby.latency_hist_seqr::gmean         1.819734                      
-system.ruby.latency_hist_seqr::stdev        23.663336                      
-system.ruby.latency_hist_seqr            |        2910     88.34%     88.34% |         293      8.89%     97.24% |          85      2.58%     99.82% |           2      0.06%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           4      0.12%    100.00%
-system.ruby.latency_hist_seqr::total             3294                      
-system.ruby.hit_latency_hist_seqr::bucket_size            2                      
-system.ruby.hit_latency_hist_seqr::max_bucket           19                      
-system.ruby.hit_latency_hist_seqr::samples         2853                      
-system.ruby.hit_latency_hist_seqr::mean      1.241851                      
-system.ruby.hit_latency_hist_seqr::gmean     1.059708                      
-system.ruby.hit_latency_hist_seqr::stdev     1.536503                      
-system.ruby.hit_latency_hist_seqr        |        2784     97.58%     97.58% |           0      0.00%     97.58% |           0      0.00%     97.58% |           0      0.00%     97.58% |           0      0.00%     97.58% |          69      2.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.hit_latency_hist_seqr::total         2853                      
-system.ruby.miss_latency_hist_seqr::bucket_size           32                      
-system.ruby.miss_latency_hist_seqr::max_bucket          319                      
-system.ruby.miss_latency_hist_seqr::samples          441                      
-system.ruby.miss_latency_hist_seqr::mean    63.988662                      
-system.ruby.miss_latency_hist_seqr::gmean    60.139666                      
-system.ruby.miss_latency_hist_seqr::stdev    27.525151                      
-system.ruby.miss_latency_hist_seqr       |          57     12.93%     12.93% |         293     66.44%     79.37% |          85     19.27%     98.64% |           2      0.45%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           4      0.91%    100.00%
-system.ruby.miss_latency_hist_seqr::total          441                      
-system.ruby.Directory.incomplete_times_seqr          440                      
-system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
-system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
-system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
-system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.L1Dcache.demand_hits          469                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Dcache.demand_misses          240                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Dcache.demand_accesses          709                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.L1Icache.demand_hits         2315                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L1Icache.demand_misses          270                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L1Icache.demand_accesses         2585                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.L2cache.demand_hits           69                       # Number of cache demand hits
-system.ruby.l1_cntrl0.L2cache.demand_misses          441                       # Number of cache demand misses
-system.ruby.l1_cntrl0.L2cache.demand_accesses          510                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
-system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
-system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.percent_links_utilized     4.830129                      
-system.ruby.network.routers0.msg_count.Request_Control::2          441                      
-system.ruby.network.routers0.msg_count.Response_Data::4          441                      
-system.ruby.network.routers0.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers0.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers0.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers0.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers0.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers0.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers0.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers0.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers0.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers1.percent_links_utilized     4.830129                      
-system.ruby.network.routers1.msg_count.Request_Control::2          441                      
-system.ruby.network.routers1.msg_count.Response_Data::4          441                      
-system.ruby.network.routers1.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers1.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers1.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers1.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers1.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers1.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers1.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers1.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers1.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers2.percent_links_utilized     4.830129                      
-system.ruby.network.routers2.msg_count.Request_Control::2          441                      
-system.ruby.network.routers2.msg_count.Response_Data::4          441                      
-system.ruby.network.routers2.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers2.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers2.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers2.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers2.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers2.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers2.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers2.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers2.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.network.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.network.msg_count.Request_Control         1323                      
-system.ruby.network.msg_count.Response_Data         1323                      
-system.ruby.network.msg_count.Writeback_Data          243                      
-system.ruby.network.msg_count.Writeback_Control         3582                      
-system.ruby.network.msg_count.Unblock_Control         1320                      
-system.ruby.network.msg_byte.Request_Control        10584                      
-system.ruby.network.msg_byte.Response_Data        95256                      
-system.ruby.network.msg_byte.Writeback_Data        17496                      
-system.ruby.network.msg_byte.Writeback_Control        28656                      
-system.ruby.network.msg_byte.Unblock_Control        10560                      
-system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        35056                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.throttle0.link_utilization     6.267115                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::4          441                      
-system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers0.throttle1.link_utilization     3.393142                      
-system.ruby.network.routers0.throttle1.msg_count.Request_Control::2          441                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers0.throttle1.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers0.throttle1.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.network.routers1.throttle0.link_utilization     3.393142                      
-system.ruby.network.routers1.throttle0.msg_count.Request_Control::2          441                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers1.throttle0.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers1.throttle0.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.network.routers1.throttle1.link_utilization     6.267115                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Data::4          441                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers2.throttle0.link_utilization     6.267115                      
-system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          441                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          425                      
-system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        31752                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         3400                      
-system.ruby.network.routers2.throttle1.link_utilization     3.393142                      
-system.ruby.network.routers2.throttle1.msg_count.Request_Control::2          441                      
-system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::5           81                      
-system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::2          425                      
-system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::5          344                      
-system.ruby.network.routers2.throttle1.msg_count.Unblock_Control::5          440                      
-system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::2         3528                      
-system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::5         5832                      
-system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::2         3400                      
-system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::5         2752                      
-system.ruby.network.routers2.throttle1.msg_bytes.Unblock_Control::5         3520                      
-system.ruby.LD.latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.latency_hist_seqr::samples          415                      
-system.ruby.LD.latency_hist_seqr::mean      21.354217                      
-system.ruby.LD.latency_hist_seqr::gmean      4.945859                      
-system.ruby.LD.latency_hist_seqr::stdev     28.670834                      
-system.ruby.LD.latency_hist_seqr         |         269     64.82%     64.82% |          42     10.12%     74.94% |           3      0.72%     75.66% |          69     16.63%     92.29% |          18      4.34%     96.63% |          14      3.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.latency_hist_seqr::total           415                      
-system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
-system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
-system.ruby.LD.hit_latency_hist_seqr::samples          269                      
-system.ruby.LD.hit_latency_hist_seqr::mean     2.338290                      
-system.ruby.LD.hit_latency_hist_seqr::gmean     1.378379                      
-system.ruby.LD.hit_latency_hist_seqr::stdev     3.411031                      
-system.ruby.LD.hit_latency_hist_seqr     |         233     86.62%     86.62% |           0      0.00%     86.62% |           0      0.00%     86.62% |           0      0.00%     86.62% |           0      0.00%     86.62% |          36     13.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.hit_latency_hist_seqr::total          269                      
-system.ruby.LD.miss_latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.miss_latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.miss_latency_hist_seqr::samples          146                      
-system.ruby.LD.miss_latency_hist_seqr::mean    56.390411                      
-system.ruby.LD.miss_latency_hist_seqr::gmean    52.068669                      
-system.ruby.LD.miss_latency_hist_seqr::stdev    20.461022                      
-system.ruby.LD.miss_latency_hist_seqr    |           0      0.00%      0.00% |          42     28.77%     28.77% |           3      2.05%     30.82% |          69     47.26%     78.08% |          18     12.33%     90.41% |          14      9.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.miss_latency_hist_seqr::total          146                      
-system.ruby.ST.latency_hist_seqr::bucket_size            8                      
-system.ruby.ST.latency_hist_seqr::max_bucket           79                      
-system.ruby.ST.latency_hist_seqr::samples          294                      
-system.ruby.ST.latency_hist_seqr::mean       9.778912                      
-system.ruby.ST.latency_hist_seqr::gmean      2.043604                      
-system.ruby.ST.latency_hist_seqr::stdev     20.538869                      
-system.ruby.ST.latency_hist_seqr         |         236     80.27%     80.27% |          11      3.74%     84.01% |           0      0.00%     84.01% |          15      5.10%     89.12% |           0      0.00%     89.12% |           0      0.00%     89.12% |           0      0.00%     89.12% |          22      7.48%     96.60% |           5      1.70%     98.30% |           5      1.70%    100.00%
-system.ruby.ST.latency_hist_seqr::total           294                      
-system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
-system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
-system.ruby.ST.hit_latency_hist_seqr::samples          247                      
-system.ruby.ST.hit_latency_hist_seqr::mean     1.445344                      
-system.ruby.ST.hit_latency_hist_seqr::gmean     1.112699                      
-system.ruby.ST.hit_latency_hist_seqr::stdev     2.066980                      
-system.ruby.ST.hit_latency_hist_seqr     |         236     95.55%     95.55% |           0      0.00%     95.55% |           0      0.00%     95.55% |           0      0.00%     95.55% |           0      0.00%     95.55% |          11      4.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.hit_latency_hist_seqr::total          247                      
-system.ruby.ST.miss_latency_hist_seqr::bucket_size            8                      
-system.ruby.ST.miss_latency_hist_seqr::max_bucket           79                      
-system.ruby.ST.miss_latency_hist_seqr::samples           47                      
-system.ruby.ST.miss_latency_hist_seqr::mean    53.574468                      
-system.ruby.ST.miss_latency_hist_seqr::gmean    49.876949                      
-system.ruby.ST.miss_latency_hist_seqr::stdev    18.206240                      
-system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     31.91%     31.91% |           0      0.00%     31.91% |           0      0.00%     31.91% |           0      0.00%     31.91% |          22     46.81%     78.72% |           5     10.64%     89.36% |           5     10.64%    100.00%
-system.ruby.ST.miss_latency_hist_seqr::total           47                      
-system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
-system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
-system.ruby.IFETCH.latency_hist_seqr::samples         2585                      
-system.ruby.IFETCH.latency_hist_seqr::mean     7.746615                      
-system.ruby.IFETCH.latency_hist_seqr::gmean     1.529553                      
-system.ruby.IFETCH.latency_hist_seqr::stdev    22.548460                      
-system.ruby.IFETCH.latency_hist_seqr     |        2337     90.41%     90.41% |         199      7.70%     98.10% |          43      1.66%     99.77% |           2      0.08%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           4      0.15%    100.00%
-system.ruby.IFETCH.latency_hist_seqr::total         2585                      
-system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
-system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
-system.ruby.IFETCH.hit_latency_hist_seqr::samples         2337                      
-system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.094138                      
-system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.022830                      
-system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.965875                      
-system.ruby.IFETCH.hit_latency_hist_seqr |        2315     99.06%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |          22      0.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total         2337                      
-system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
-system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
-system.ruby.IFETCH.miss_latency_hist_seqr::samples          248                      
-system.ruby.IFETCH.miss_latency_hist_seqr::mean    70.435484                      
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean    67.827440                      
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev    30.751253                      
-system.ruby.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |         199     80.24%     80.24% |          43     17.34%     97.58% |           2      0.81%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           4      1.61%    100.00%
-system.ruby.IFETCH.miss_latency_hist_seqr::total          248                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples         2784                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean            1                      
-system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |        2784    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.L1Cache.hit_mach_latency_hist_seqr::total         2784                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples           69                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean           11                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.000000                      
-system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          69    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.L2Cache.hit_mach_latency_hist_seqr::total           69                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size           32                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket          319                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::samples          441                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::mean    63.988662                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::gmean    60.139666                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    27.525151                      
-system.ruby.Directory.miss_mach_latency_hist_seqr |          57     12.93%     12.93% |         293     66.44%     79.37% |          85     19.27%     98.64% |           2      0.45%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           4      0.91%    100.00%
-system.ruby.Directory.miss_mach_latency_hist_seqr::total          441                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            8                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket           79                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean           75                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    75.000000                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples          233                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         233    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total          233                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples           36                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean           11                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.000000                      
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total           36                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples          146                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean    56.390411                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    52.068669                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    20.461022                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          42     28.77%     28.77% |           3      2.05%     30.82% |          69     47.26%     78.08% |          18     12.33%     90.41% |          14      9.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total          146                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples          236                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         236    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total          236                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples           11                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean           11                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.000000                      
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total           11                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples           47                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean    53.574468                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    49.876949                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    18.206240                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     31.91%     31.91% |           0      0.00%     31.91% |           0      0.00%     31.91% |           0      0.00%     31.91% |          22     46.81%     78.72% |           5     10.64%     89.36% |           5     10.64%    100.00%
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total           47                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples         2315                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        2315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total         2315                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples           22                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean           11                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.000000                      
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total           22                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          248                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    70.435484                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.827440                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.751253                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         199     80.24%     80.24% |          43     17.34%     97.58% |           2      0.81%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           4      1.61%    100.00%
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          248                      
-system.ruby.Directory_Controller.GETX              51      0.00%      0.00%
-system.ruby.Directory_Controller.GETS             410      0.00%      0.00%
-system.ruby.Directory_Controller.PUT              425      0.00%      0.00%
-system.ruby.Directory_Controller.UnblockM          440      0.00%      0.00%
-system.ruby.Directory_Controller.Writeback_Exclusive_Clean          344      0.00%      0.00%
-system.ruby.Directory_Controller.Writeback_Exclusive_Dirty           81      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Data          441      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
-system.ruby.Directory_Controller.NO.PUT           425      0.00%      0.00%
-system.ruby.Directory_Controller.E.GETX            47      0.00%      0.00%
-system.ruby.Directory_Controller.E.GETS           394      0.00%      0.00%
-system.ruby.Directory_Controller.NO_B.UnblockM          440      0.00%      0.00%
-system.ruby.Directory_Controller.NO_B_W.Memory_Data          441      0.00%      0.00%
-system.ruby.Directory_Controller.WB.GETX            4      0.00%      0.00%
-system.ruby.Directory_Controller.WB.GETS           14      0.00%      0.00%
-system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean          344      0.00%      0.00%
-system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty           81      0.00%      0.00%
-system.ruby.Directory_Controller.WB_E_W.GETS            2      0.00%      0.00%
-system.ruby.Directory_Controller.WB_E_W.Memory_Ack           81      0.00%      0.00%
-system.ruby.L1Cache_Controller.Load               422      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ifetch            2591      0.00%      0.00%
-system.ruby.L1Cache_Controller.Store              298      0.00%      0.00%
-system.ruby.L1Cache_Controller.L2_Replacement          425      0.00%      0.00%
-system.ruby.L1Cache_Controller.L1_to_L2           502      0.00%      0.00%
-system.ruby.L1Cache_Controller.Trigger_L2_to_L1D           47      0.00%      0.00%
-system.ruby.L1Cache_Controller.Trigger_L2_to_L1I           22      0.00%      0.00%
-system.ruby.L1Cache_Controller.Complete_L2_to_L1           69      0.00%      0.00%
-system.ruby.L1Cache_Controller.Exclusive_Data          441      0.00%      0.00%
-system.ruby.L1Cache_Controller.Writeback_Ack          425      0.00%      0.00%
-system.ruby.L1Cache_Controller.All_acks_no_sharers          441      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Load             146      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Ifetch           248      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Store             47      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Load             109      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Ifetch          2315      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Store             35      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.L2_Replacement          344      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.L1_to_L2          397      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D           23      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I           22      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Load            124      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Store           201      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.L2_Replacement           81      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.L1_to_L2          105      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D           24      0.00%      0.00%
-system.ruby.L1Cache_Controller.MR.Load             22      0.00%      0.00%
-system.ruby.L1Cache_Controller.MR.Ifetch           22      0.00%      0.00%
-system.ruby.L1Cache_Controller.MR.Store             1      0.00%      0.00%
-system.ruby.L1Cache_Controller.MMR.Load            14      0.00%      0.00%
-system.ruby.L1Cache_Controller.MMR.Store           10      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Exclusive_Data           47      0.00%      0.00%
-system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers          394      0.00%      0.00%
-system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers           47      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Exclusive_Data          394      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Load              7      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Ifetch            6      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Store             4      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Writeback_Ack          425      0.00%      0.00%
-system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1           45      0.00%      0.00%
-system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1           24      0.00%      0.00%
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini
deleted file mode 100644
index 7199cc5b0..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini
+++ /dev/null
@@ -1,1266 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000
-time_sync_spin_threshold=100000
-
-[system]
-type=System
-children=clk_domain cpu dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=0:268435455:0:0:0:0
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.sys_port_proxy.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=clk_domain dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu.clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
-icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]
-
-[system.cpu.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-page_policy=open_adaptive
-power_model=Null
-range=0:268435455:5:19:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10
-static_frontend_latency=10
-tBURST=5
-tCCD_L=0
-tCK=1
-tCL=14
-tCS=3
-tRAS=35
-tRCD=14
-tREFI=7800
-tRFC=260
-tRP=14
-tRRD=6
-tRRD_L=0
-tRTP=8
-tRTW=3
-tWR=15
-tWTR=8
-tXAW=30
-tXP=6
-tXPDLL=0
-tXS=270
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.ruby.dir_cntrl0.memory
-
-[system.ruby]
-type=RubySystem
-children=clk_domain dir_cntrl0 l1_cntrl0 memctrl_clk_domain network
-access_backing_store=false
-all_instructions=false
-block_size_bytes=64
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hot_lines=false
-memory_size_bits=48
-num_of_sequencers=1
-number_of_virtual_networks=5
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-phys_mem=Null
-power_model=Null
-randomization=false
-
-[system.ruby.clk_domain]
-type=SrcClockDomain
-clock=1
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.ruby.dir_cntrl0]
-type=Directory_Controller
-children=directory dmaRequestToDir dmaResponseFromDir forwardFromDir requestToDir responseFromDir responseFromMemory
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-directory=system.ruby.dir_cntrl0.directory
-directory_latency=12
-dmaRequestToDir=system.ruby.dir_cntrl0.dmaRequestToDir
-dmaResponseFromDir=system.ruby.dir_cntrl0.dmaResponseFromDir
-eventq_index=0
-forwardFromDir=system.ruby.dir_cntrl0.forwardFromDir
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestToDir=system.ruby.dir_cntrl0.requestToDir
-responseFromDir=system.ruby.dir_cntrl0.responseFromDir
-responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
-ruby_system=system.ruby
-system=system
-to_memory_controller_latency=1
-transitions_per_cycle=4
-version=0
-memory=system.mem_ctrls.port
-
-[system.ruby.dir_cntrl0.directory]
-type=RubyDirectoryMemory
-eventq_index=0
-numa_high_bit=5
-size=268435456
-version=0
-
-[system.ruby.dir_cntrl0.dmaRequestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[3]
-
-[system.ruby.dir_cntrl0.dmaResponseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[3]
-
-[system.ruby.dir_cntrl0.forwardFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[4]
-
-[system.ruby.dir_cntrl0.requestToDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[2]
-
-[system.ruby.dir_cntrl0.responseFromDir]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-master=system.ruby.network.slave[2]
-
-[system.ruby.dir_cntrl0.responseFromMemory]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0]
-type=L1Cache_Controller
-children=cacheMemory forwardToCache mandatoryQueue requestFromCache responseFromCache responseToCache sequencer
-buffer_size=0
-cacheMemory=system.ruby.l1_cntrl0.cacheMemory
-cache_response_latency=12
-clk_domain=system.cpu.clk_domain
-cluster_id=0
-default_p_state=UNDEFINED
-eventq_index=0
-forwardToCache=system.ruby.l1_cntrl0.forwardToCache
-issue_latency=2
-mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
-number_of_TBEs=256
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-recycle_latency=10
-requestFromCache=system.ruby.l1_cntrl0.requestFromCache
-responseFromCache=system.ruby.l1_cntrl0.responseFromCache
-responseToCache=system.ruby.l1_cntrl0.responseToCache
-ruby_system=system.ruby
-send_evictions=false
-sequencer=system.ruby.l1_cntrl0.sequencer
-system=system
-transitions_per_cycle=4
-version=0
-
-[system.ruby.l1_cntrl0.cacheMemory]
-type=RubyCache
-children=replacement_policy
-assoc=2
-block_size=0
-dataAccessLatency=1
-dataArrayBanks=1
-eventq_index=0
-is_icache=false
-replacement_policy=system.ruby.l1_cntrl0.cacheMemory.replacement_policy
-resourceStalls=false
-ruby_system=system.ruby
-size=256
-start_index_bit=6
-tagAccessLatency=1
-tagArrayBanks=1
-
-[system.ruby.l1_cntrl0.cacheMemory.replacement_policy]
-type=PseudoLRUReplacementPolicy
-assoc=2
-block_size=64
-eventq_index=0
-size=256
-
-[system.ruby.l1_cntrl0.forwardToCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[0]
-
-[system.ruby.l1_cntrl0.mandatoryQueue]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=false
-randomization=false
-
-[system.ruby.l1_cntrl0.requestFromCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[0]
-
-[system.ruby.l1_cntrl0.responseFromCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-master=system.ruby.network.slave[1]
-
-[system.ruby.l1_cntrl0.responseToCache]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-slave=system.ruby.network.master[1]
-
-[system.ruby.l1_cntrl0.sequencer]
-type=RubySequencer
-clk_domain=system.cpu.clk_domain
-coreid=99
-dcache=system.ruby.l1_cntrl0.cacheMemory
-dcache_hit_latency=1
-deadlock_threshold=500000
-default_p_state=UNDEFINED
-eventq_index=0
-garnet_standalone=false
-icache=system.ruby.l1_cntrl0.cacheMemory
-icache_hit_latency=1
-is_cpu_sequencer=true
-max_outstanding_requests=16
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.cpu.icache_port system.cpu.dcache_port
-
-[system.ruby.memctrl_clk_domain]
-type=DerivedClockDomain
-clk_divider=3
-clk_domain=system.ruby.clk_domain
-eventq_index=0
-
-[system.ruby.network]
-type=SimpleNetwork
-children=ext_links0 ext_links1 int_link_buffers00 int_link_buffers01 int_link_buffers02 int_link_buffers03 int_link_buffers04 int_link_buffers05 int_link_buffers06 int_link_buffers07 int_link_buffers08 int_link_buffers09 int_link_buffers10 int_link_buffers11 int_link_buffers12 int_link_buffers13 int_link_buffers14 int_link_buffers15 int_link_buffers16 int_link_buffers17 int_link_buffers18 int_link_buffers19 int_link_buffers20 int_link_buffers21 int_link_buffers22 int_link_buffers23 int_link_buffers24 int_link_buffers25 int_link_buffers26 int_link_buffers27 int_link_buffers28 int_link_buffers29 int_link_buffers30 int_link_buffers31 int_link_buffers32 int_link_buffers33 int_link_buffers34 int_link_buffers35 int_link_buffers36 int_link_buffers37 int_link_buffers38 int_link_buffers39 int_links0 int_links1 int_links2 int_links3 routers0 routers1 routers2
-adaptive_routing=false
-buffer_size=0
-clk_domain=system.ruby.clk_domain
-control_msg_size=8
-default_p_state=UNDEFINED
-endpoint_bandwidth=1000
-eventq_index=0
-ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1
-int_link_buffers=system.ruby.network.int_link_buffers00 system.ruby.network.int_link_buffers01 system.ruby.network.int_link_buffers02 system.ruby.network.int_link_buffers03 system.ruby.network.int_link_buffers04 system.ruby.network.int_link_buffers05 system.ruby.network.int_link_buffers06 system.ruby.network.int_link_buffers07 system.ruby.network.int_link_buffers08 system.ruby.network.int_link_buffers09 system.ruby.network.int_link_buffers10 system.ruby.network.int_link_buffers11 system.ruby.network.int_link_buffers12 system.ruby.network.int_link_buffers13 system.ruby.network.int_link_buffers14 system.ruby.network.int_link_buffers15 system.ruby.network.int_link_buffers16 system.ruby.network.int_link_buffers17 system.ruby.network.int_link_buffers18 system.ruby.network.int_link_buffers19 system.ruby.network.int_link_buffers20 system.ruby.network.int_link_buffers21 system.ruby.network.int_link_buffers22 system.ruby.network.int_link_buffers23 system.ruby.network.int_link_buffers24 system.ruby.network.int_link_buffers25 system.ruby.network.int_link_buffers26 system.ruby.network.int_link_buffers27 system.ruby.network.int_link_buffers28 system.ruby.network.int_link_buffers29 system.ruby.network.int_link_buffers30 system.ruby.network.int_link_buffers31 system.ruby.network.int_link_buffers32 system.ruby.network.int_link_buffers33 system.ruby.network.int_link_buffers34 system.ruby.network.int_link_buffers35 system.ruby.network.int_link_buffers36 system.ruby.network.int_link_buffers37 system.ruby.network.int_link_buffers38 system.ruby.network.int_link_buffers39
-int_links=system.ruby.network.int_links0 system.ruby.network.int_links1 system.ruby.network.int_links2 system.ruby.network.int_links3
-netifs=
-number_of_virtual_networks=5
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-routers=system.ruby.network.routers0 system.ruby.network.routers1 system.ruby.network.routers2
-ruby_system=system.ruby
-topology=Crossbar
-master=system.ruby.l1_cntrl0.forwardToCache.slave system.ruby.l1_cntrl0.responseToCache.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.dmaRequestToDir.slave
-slave=system.ruby.l1_cntrl0.requestFromCache.master system.ruby.l1_cntrl0.responseFromCache.master system.ruby.dir_cntrl0.responseFromDir.master system.ruby.dir_cntrl0.dmaResponseFromDir.master system.ruby.dir_cntrl0.forwardFromDir.master
-
-[system.ruby.network.ext_links0]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.l1_cntrl0
-int_node=system.ruby.network.routers0
-latency=1
-link_id=0
-weight=1
-
-[system.ruby.network.ext_links1]
-type=SimpleExtLink
-bandwidth_factor=16
-eventq_index=0
-ext_node=system.ruby.dir_cntrl0
-int_node=system.ruby.network.routers1
-latency=1
-link_id=1
-weight=1
-
-[system.ruby.network.int_link_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers20]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers21]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers22]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers23]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers24]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers25]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers26]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers27]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers28]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers29]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers30]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers31]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers32]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers33]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers34]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers35]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers36]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers37]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers38]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_link_buffers39]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.int_links0]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=2
-src_node=system.ruby.network.routers0
-src_outport=
-weight=1
-
-[system.ruby.network.int_links1]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers2
-eventq_index=0
-latency=1
-link_id=3
-src_node=system.ruby.network.routers1
-src_outport=
-weight=1
-
-[system.ruby.network.int_links2]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers0
-eventq_index=0
-latency=1
-link_id=4
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.int_links3]
-type=SimpleIntLink
-bandwidth_factor=16
-dst_inport=
-dst_node=system.ruby.network.routers1
-eventq_index=0
-latency=1
-link_id=5
-src_node=system.ruby.network.routers2
-src_outport=
-weight=1
-
-[system.ruby.network.routers0]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers0.port_buffers00 system.ruby.network.routers0.port_buffers01 system.ruby.network.routers0.port_buffers02 system.ruby.network.routers0.port_buffers03 system.ruby.network.routers0.port_buffers04 system.ruby.network.routers0.port_buffers05 system.ruby.network.routers0.port_buffers06 system.ruby.network.routers0.port_buffers07 system.ruby.network.routers0.port_buffers08 system.ruby.network.routers0.port_buffers09 system.ruby.network.routers0.port_buffers10 system.ruby.network.routers0.port_buffers11 system.ruby.network.routers0.port_buffers12 system.ruby.network.routers0.port_buffers13 system.ruby.network.routers0.port_buffers14
-power_model=Null
-router_id=0
-virt_nets=5
-
-[system.ruby.network.routers0.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers0.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers1.port_buffers00 system.ruby.network.routers1.port_buffers01 system.ruby.network.routers1.port_buffers02 system.ruby.network.routers1.port_buffers03 system.ruby.network.routers1.port_buffers04 system.ruby.network.routers1.port_buffers05 system.ruby.network.routers1.port_buffers06 system.ruby.network.routers1.port_buffers07 system.ruby.network.routers1.port_buffers08 system.ruby.network.routers1.port_buffers09 system.ruby.network.routers1.port_buffers10 system.ruby.network.routers1.port_buffers11 system.ruby.network.routers1.port_buffers12 system.ruby.network.routers1.port_buffers13 system.ruby.network.routers1.port_buffers14
-power_model=Null
-router_id=1
-virt_nets=5
-
-[system.ruby.network.routers1.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers1.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2]
-type=Switch
-children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19
-clk_domain=system.ruby.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-port_buffers=system.ruby.network.routers2.port_buffers00 system.ruby.network.routers2.port_buffers01 system.ruby.network.routers2.port_buffers02 system.ruby.network.routers2.port_buffers03 system.ruby.network.routers2.port_buffers04 system.ruby.network.routers2.port_buffers05 system.ruby.network.routers2.port_buffers06 system.ruby.network.routers2.port_buffers07 system.ruby.network.routers2.port_buffers08 system.ruby.network.routers2.port_buffers09 system.ruby.network.routers2.port_buffers10 system.ruby.network.routers2.port_buffers11 system.ruby.network.routers2.port_buffers12 system.ruby.network.routers2.port_buffers13 system.ruby.network.routers2.port_buffers14 system.ruby.network.routers2.port_buffers15 system.ruby.network.routers2.port_buffers16 system.ruby.network.routers2.port_buffers17 system.ruby.network.routers2.port_buffers18 system.ruby.network.routers2.port_buffers19
-power_model=Null
-router_id=2
-virt_nets=5
-
-[system.ruby.network.routers2.port_buffers00]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers01]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers02]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers03]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers04]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers05]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers06]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers07]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers08]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers09]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers10]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers11]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers12]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers13]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers14]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers15]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers16]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers17]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers18]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.ruby.network.routers2.port_buffers19]
-type=MessageBuffer
-buffer_size=0
-eventq_index=0
-ordered=true
-randomization=false
-
-[system.sys_port_proxy]
-type=RubyPortProxy
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-is_cpu_sequencer=true
-no_retry_on_stall=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000
-p_state_clk_gate_min=1
-power_model=Null
-ruby_system=system.ruby
-support_data_reqs=true
-support_inst_reqs=true
-system=system
-using_ruby_tester=false
-version=0
-slave=system.system_port
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simerr
deleted file mode 100755
index 63982fce4..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simerr
+++ /dev/null
@@ -1,11 +0,0 @@
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: rounding error > tolerance
-    1.250000 rounded to 1
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simout
deleted file mode 100755
index d4c6f5ba8..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:46
-gem5 executing on e108600-lin, pid 28078
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing-ruby
-
-Global frequency set at 1000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 43520 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
deleted file mode 100644
index 38f9f0d34..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
+++ /dev/null
@@ -1,654 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000044                       # Number of seconds simulated
-sim_ticks                                       43520                       # Number of ticks simulated
-final_tick                                      43520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                 112756                       # Simulator instruction rate (inst/s)
-host_op_rate                                   112704                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                1902499                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 412460                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             1                       # Clock period in ticks
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0        40064                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              40064                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0        39808                       # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total           39808                       # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0          626                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 626                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0          622                       # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total                622                       # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0    920588235                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             920588235                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0    914705882                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total            914705882                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0   1835294118                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total           1835294118                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs                         626                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                        622                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       626                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                      622                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM                  24512                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                   15552                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                   23424                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   40064                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                39808                       # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ                    243                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                   231                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                24                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                53                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                68                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                 5                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                32                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                23                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                48                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                68                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11               15                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12               31                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13               65                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.totGap                         43487                       # Total gap between requests
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   626                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                  622                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     383                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                     23                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                     22                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples          113                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    404.389381                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   273.588270                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   327.373952                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           20     17.70%     17.70% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           26     23.01%     40.71% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383           16     14.16%     54.87% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511           15     13.27%     68.14% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639            5      4.42%     72.57% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            6      5.31%     77.88% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            8      7.08%     84.96% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            5      4.42%     89.38% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151           12     10.62%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total          113                       # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean             17                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean     16.662586                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev      4.253850                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::14-15             8     36.36%     36.36% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::16-17             8     36.36%     72.73% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::18-19             5     22.73%     95.45% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::34-35             1      4.55%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total            22                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples           22                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean      16.636364                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.596436                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev      1.216766                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16               17     77.27%     77.27% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::18                1      4.55%     81.82% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::19                4     18.18%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total            22                       # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat                         6435                       # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat                   13712                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat                       1915                       # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat                        16.80                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                   35.80                       # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW                       563.24                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                       538.24                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    920.59                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                    914.71                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         8.61                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     4.40                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    4.20                       # Data bus utilization in percentage for writes
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits                      286                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                     342                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 74.67                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                87.47                       # Row buffer hit rate for writes
-system.mem_ctrls.avgGap                         34.85                       # Average gap between requests
-system.mem_ctrls.pageHitRate                    81.14                       # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy                   264180                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy                   127512                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy                 1850688                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy                1236096                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy              3917040                       # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy                69120                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.actPowerDownEnergy        15256848                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_0.prePowerDownEnergy          496128                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_0.totalEnergy               26290812                       # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower            604.108732                       # Core power per rank (mW)
-system.mem_ctrls_0.totalIdleTime                34684                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_0.memoryStateTime::IDLE           40                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::PRE_PDN         1292                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT          7430                       # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT_PDN        33458                       # Time in different power states
-system.mem_ctrls_1.actEnergy                   599760                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy                   309120                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy                 2524704                       # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy                1820736                       # Energy for write commands per rank (pJ)
-system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy              5746968                       # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy               231168                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.actPowerDownEnergy        13781232                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls_1.prePowerDownEnergy           35712                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls_1.totalEnergy               28122600                       # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower            646.199449                       # Core power per rank (mW)
-system.mem_ctrls_1.totalIdleTime                29649                       # Total Idle time Per DRAM Rank
-system.mem_ctrls_1.memoryStateTime::IDLE          448                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::REF          1300                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::PRE_PDN           93                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT         11457                       # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT_PDN        30222                       # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.cpu.clk_domain.clock                         1                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON           43520                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            43520                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      43520                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.ruby.clk_domain.clock                        1                       # Clock period in ticks
-system.ruby.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
-system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
-system.ruby.delayHist::samples                   1248                       # delay histogram for all message
-system.ruby.delayHist                    |        1248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
-system.ruby.delayHist::total                     1248                       # delay histogram for all message
-system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
-system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
-system.ruby.outstanding_req_hist_seqr::samples         3295                      
-system.ruby.outstanding_req_hist_seqr::mean            1                      
-system.ruby.outstanding_req_hist_seqr::gmean            1                      
-system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.outstanding_req_hist_seqr::total         3295                      
-system.ruby.latency_hist_seqr::bucket_size           64                      
-system.ruby.latency_hist_seqr::max_bucket          639                      
-system.ruby.latency_hist_seqr::samples           3294                      
-system.ruby.latency_hist_seqr::mean         12.211900                      
-system.ruby.latency_hist_seqr::gmean         2.131468                      
-system.ruby.latency_hist_seqr::stdev        27.594720                      
-system.ruby.latency_hist_seqr            |        2924     88.77%     88.77% |         353     10.72%     99.48% |          12      0.36%     99.85% |           0      0.00%     99.85% |           2      0.06%     99.91% |           3      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.latency_hist_seqr::total             3294                      
-system.ruby.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.hit_latency_hist_seqr::samples         2668                      
-system.ruby.hit_latency_hist_seqr::mean             1                      
-system.ruby.hit_latency_hist_seqr::gmean            1                      
-system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |        2668    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.hit_latency_hist_seqr::total         2668                      
-system.ruby.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.miss_latency_hist_seqr::samples          626                      
-system.ruby.miss_latency_hist_seqr::mean    59.996805                      
-system.ruby.miss_latency_hist_seqr::gmean    53.641558                      
-system.ruby.miss_latency_hist_seqr::stdev    34.472574                      
-system.ruby.miss_latency_hist_seqr       |         256     40.89%     40.89% |         353     56.39%     97.28% |          12      1.92%     99.20% |           0      0.00%     99.20% |           2      0.32%     99.52% |           3      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.miss_latency_hist_seqr::total          626                      
-system.ruby.Directory.incomplete_times_seqr          625                      
-system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.cacheMemory.demand_hits         2668                       # Number of cache demand hits
-system.ruby.l1_cntrl0.cacheMemory.demand_misses          626                       # Number of cache demand misses
-system.ruby.l1_cntrl0.cacheMemory.demand_accesses         3294                       # Number of cache demand accesses
-system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
-system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.percent_links_utilized     7.169118                      
-system.ruby.network.routers0.msg_count.Control::2          626                      
-system.ruby.network.routers0.msg_count.Data::2          622                      
-system.ruby.network.routers0.msg_count.Response_Data::4          626                      
-system.ruby.network.routers0.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers0.msg_bytes.Control::2         5008                      
-system.ruby.network.routers0.msg_bytes.Data::2        44784                      
-system.ruby.network.routers0.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers0.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers1.percent_links_utilized     7.169118                      
-system.ruby.network.routers1.msg_count.Control::2          626                      
-system.ruby.network.routers1.msg_count.Data::2          622                      
-system.ruby.network.routers1.msg_count.Response_Data::4          626                      
-system.ruby.network.routers1.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers1.msg_bytes.Control::2         5008                      
-system.ruby.network.routers1.msg_bytes.Data::2        44784                      
-system.ruby.network.routers1.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers1.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers2.percent_links_utilized     7.169118                      
-system.ruby.network.routers2.msg_count.Control::2          626                      
-system.ruby.network.routers2.msg_count.Data::2          622                      
-system.ruby.network.routers2.msg_count.Response_Data::4          626                      
-system.ruby.network.routers2.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers2.msg_bytes.Control::2         5008                      
-system.ruby.network.routers2.msg_bytes.Data::2        44784                      
-system.ruby.network.routers2.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers2.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.network.msg_count.Control            1878                      
-system.ruby.network.msg_count.Data               1866                      
-system.ruby.network.msg_count.Response_Data         1878                      
-system.ruby.network.msg_count.Writeback_Control         1866                      
-system.ruby.network.msg_byte.Control            15024                      
-system.ruby.network.msg_byte.Data              134352                      
-system.ruby.network.msg_byte.Response_Data       135216                      
-system.ruby.network.msg_byte.Writeback_Control        14928                      
-system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED        43520                       # Cumulative time (in ticks) in various power states
-system.ruby.network.routers0.throttle0.link_utilization     7.187500                      
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::4          626                      
-system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.routers0.throttle1.link_utilization     7.150735                      
-system.ruby.network.routers0.throttle1.msg_count.Control::2          626                      
-system.ruby.network.routers0.throttle1.msg_count.Data::2          622                      
-system.ruby.network.routers0.throttle1.msg_bytes.Control::2         5008                      
-system.ruby.network.routers0.throttle1.msg_bytes.Data::2        44784                      
-system.ruby.network.routers1.throttle0.link_utilization     7.150735                      
-system.ruby.network.routers1.throttle0.msg_count.Control::2          626                      
-system.ruby.network.routers1.throttle0.msg_count.Data::2          622                      
-system.ruby.network.routers1.throttle0.msg_bytes.Control::2         5008                      
-system.ruby.network.routers1.throttle0.msg_bytes.Data::2        44784                      
-system.ruby.network.routers1.throttle1.link_utilization     7.187500                      
-system.ruby.network.routers1.throttle1.msg_count.Response_Data::4          626                      
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.routers2.throttle0.link_utilization     7.187500                      
-system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          626                      
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          622                      
-system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        45072                      
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         4976                      
-system.ruby.network.routers2.throttle1.link_utilization     7.150735                      
-system.ruby.network.routers2.throttle1.msg_count.Control::2          626                      
-system.ruby.network.routers2.throttle1.msg_count.Data::2          622                      
-system.ruby.network.routers2.throttle1.msg_bytes.Control::2         5008                      
-system.ruby.network.routers2.throttle1.msg_bytes.Data::2        44784                      
-system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::samples           626                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1           |         626    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::total             626                       # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::samples           622                       # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2           |         622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::total             622                       # delay histogram for vnet_2
-system.ruby.LD.latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.latency_hist_seqr::samples          415                      
-system.ruby.LD.latency_hist_seqr::mean      33.354217                      
-system.ruby.LD.latency_hist_seqr::gmean      9.992707                      
-system.ruby.LD.latency_hist_seqr::stdev     38.395820                      
-system.ruby.LD.latency_hist_seqr         |         297     71.57%     71.57% |         114     27.47%     99.04% |           2      0.48%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.latency_hist_seqr::total           415                      
-system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.LD.hit_latency_hist_seqr::samples          170                      
-system.ruby.LD.hit_latency_hist_seqr::mean            1                      
-system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
-system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |         170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.hit_latency_hist_seqr::total          170                      
-system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.miss_latency_hist_seqr::samples          245                      
-system.ruby.LD.miss_latency_hist_seqr::mean    55.804082                      
-system.ruby.LD.miss_latency_hist_seqr::gmean    49.356103                      
-system.ruby.LD.miss_latency_hist_seqr::stdev    35.580698                      
-system.ruby.LD.miss_latency_hist_seqr    |         127     51.84%     51.84% |         114     46.53%     98.37% |           2      0.82%     99.18% |           0      0.00%     99.18% |           0      0.00%     99.18% |           2      0.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.miss_latency_hist_seqr::total          245                      
-system.ruby.ST.latency_hist_seqr::bucket_size           32                      
-system.ruby.ST.latency_hist_seqr::max_bucket          319                      
-system.ruby.ST.latency_hist_seqr::samples          294                      
-system.ruby.ST.latency_hist_seqr::mean      16.173469                      
-system.ruby.ST.latency_hist_seqr::gmean      3.033104                      
-system.ruby.ST.latency_hist_seqr::stdev     28.208400                      
-system.ruby.ST.latency_hist_seqr         |         210     71.43%     71.43% |          44     14.97%     86.39% |          36     12.24%     98.64% |           1      0.34%     98.98% |           2      0.68%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.latency_hist_seqr::total           294                      
-system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.ST.hit_latency_hist_seqr::samples          210                      
-system.ruby.ST.hit_latency_hist_seqr::mean            1                      
-system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
-system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.hit_latency_hist_seqr::total          210                      
-system.ruby.ST.miss_latency_hist_seqr::bucket_size           32                      
-system.ruby.ST.miss_latency_hist_seqr::max_bucket          319                      
-system.ruby.ST.miss_latency_hist_seqr::samples           84                      
-system.ruby.ST.miss_latency_hist_seqr::mean    54.107143                      
-system.ruby.ST.miss_latency_hist_seqr::gmean    48.596564                      
-system.ruby.ST.miss_latency_hist_seqr::stdev    27.751487                      
-system.ruby.ST.miss_latency_hist_seqr    |           0      0.00%      0.00% |          44     52.38%     52.38% |          36     42.86%     95.24% |           1      1.19%     96.43% |           2      2.38%     98.81% |           1      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.miss_latency_hist_seqr::total           84                      
-system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.latency_hist_seqr::samples         2585                      
-system.ruby.IFETCH.latency_hist_seqr::mean     8.367118                      
-system.ruby.IFETCH.latency_hist_seqr::gmean     1.597827                      
-system.ruby.IFETCH.latency_hist_seqr::stdev    23.571466                      
-system.ruby.IFETCH.latency_hist_seqr     |        2373     91.80%     91.80% |         202      7.81%     99.61% |           7      0.27%     99.88% |           0      0.00%     99.88% |           2      0.08%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.latency_hist_seqr::total         2585                      
-system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
-system.ruby.IFETCH.hit_latency_hist_seqr::samples         2288                      
-system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
-system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        2288    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total         2288                      
-system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.miss_latency_hist_seqr::samples          297                      
-system.ruby.IFETCH.miss_latency_hist_seqr::mean    65.121212                      
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean    59.083052                      
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev    34.625488                      
-system.ruby.IFETCH.miss_latency_hist_seqr |          85     28.62%     28.62% |         202     68.01%     96.63% |           7      2.36%     98.99% |           0      0.00%     98.99% |           2      0.67%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.miss_latency_hist_seqr::total          297                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::samples          626                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::mean    59.996805                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::gmean    53.641558                      
-system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    34.472574                      
-system.ruby.Directory.miss_mach_latency_hist_seqr |         256     40.89%     40.89% |         353     56.39%     97.28% |          12      1.92%     99.20% |           0      0.00%     99.20% |           2      0.32%     99.52% |           3      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_mach_latency_hist_seqr::total          626                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           75                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    75.000000                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
-system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples          245                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean    55.804082                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    49.356103                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    35.580698                      
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |         127     51.84%     51.84% |         114     46.53%     98.37% |           2      0.82%     99.18% |           0      0.00%     99.18% |           0      0.00%     99.18% |           2      0.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total          245                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples           84                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean    54.107143                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    48.596564                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    27.751487                      
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          44     52.38%     52.38% |          36     42.86%     95.24% |           1      1.19%     96.43% |           2      2.38%     98.81% |           1      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total           84                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          297                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    65.121212                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    59.083052                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    34.625488                      
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          85     28.62%     28.62% |         202     68.01%     96.63% |           7      2.36%     98.99% |           0      0.00%     98.99% |           2      0.67%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          297                      
-system.ruby.Directory_Controller.GETX             626      0.00%      0.00%
-system.ruby.Directory_Controller.PUTX             622      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Data          626      0.00%      0.00%
-system.ruby.Directory_Controller.Memory_Ack          622      0.00%      0.00%
-system.ruby.Directory_Controller.I.GETX           626      0.00%      0.00%
-system.ruby.Directory_Controller.M.PUTX           622      0.00%      0.00%
-system.ruby.Directory_Controller.IM.Memory_Data          626      0.00%      0.00%
-system.ruby.Directory_Controller.MI.Memory_Ack          622      0.00%      0.00%
-system.ruby.L1Cache_Controller.Load               415      0.00%      0.00%
-system.ruby.L1Cache_Controller.Ifetch            2585      0.00%      0.00%
-system.ruby.L1Cache_Controller.Store              294      0.00%      0.00%
-system.ruby.L1Cache_Controller.Data               626      0.00%      0.00%
-system.ruby.L1Cache_Controller.Replacement          622      0.00%      0.00%
-system.ruby.L1Cache_Controller.Writeback_Ack          622      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Load             245      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Ifetch           297      0.00%      0.00%
-system.ruby.L1Cache_Controller.I.Store             84      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Load             170      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Ifetch          2288      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Store            210      0.00%      0.00%
-system.ruby.L1Cache_Controller.M.Replacement          622      0.00%      0.00%
-system.ruby.L1Cache_Controller.MI.Writeback_Ack          622      0.00%      0.00%
-system.ruby.L1Cache_Controller.IS.Data            542      0.00%      0.00%
-system.ruby.L1Cache_Controller.IM.Data             84      0.00%      0.00%
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index 14ec42af5..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=hello
-cwd=
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/test-progs/hello/bin/alpha/tru64/hello
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simerr b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 05d0e3f61..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,3 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index af6b46ed3..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,15 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 19 2016 12:24:23
-gem5 executing on e108600-lin, pid 39547
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/00.hello/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Hello world!
-Exiting @ tick 18239500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index 55cc07d2c..000000000
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,519 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000018                       # Number of seconds simulated
-sim_ticks                                    18484500                       # Number of ticks simulated
-final_tick                                   18484500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 287292                       # Simulator instruction rate (inst/s)
-host_op_rate                                   286342                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2049000197                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 250420                       # Number of bytes of host memory used
-host_seconds                                     0.01                       # Real time elapsed on the host
-sim_insts                                        2577                       # Number of instructions simulated
-sim_ops                                          2577                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst             10432                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              5248                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                15680                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        10432                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           10432                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                163                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                 82                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   245                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst            564364738                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            283913549                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               848278287                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst       564364738                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          564364738                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst           564364738                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           283913549                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              848278287                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                          415                       # DTB read hits
-system.cpu.dtb.read_misses                          4                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                      419                       # DTB read accesses
-system.cpu.dtb.write_hits                         294                       # DTB write hits
-system.cpu.dtb.write_misses                         4                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                     298                       # DTB write accesses
-system.cpu.dtb.data_hits                          709                       # DTB hits
-system.cpu.dtb.data_misses                          8                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                      717                       # DTB accesses
-system.cpu.itb.fetch_hits                        2586                       # ITB hits
-system.cpu.itb.fetch_misses                        11                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                    4                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON        18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                            36969                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                        2577                       # Number of instructions committed
-system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
-system.cpu.num_func_calls                         140                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                         2375                       # number of integer instructions
-system.cpu.num_fp_insts                             6                       # number of float instructions
-system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
-system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                           717                       # number of memory refs
-system.cpu.num_load_insts                         419                       # Number of load instructions
-system.cpu.num_store_insts                        298                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                      36969                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                               396                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
-system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
-system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
-system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                     292     11.30%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite                  6      0.23%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                       2585                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse            47.258408                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                 627                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs                82                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs              7.646341                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data    47.258408                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.011538                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.011538                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.020020                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses              1500                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses             1500                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data          360                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total             360                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data          267                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total            267                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data           627                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total              627                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data          627                       # number of overall hits
-system.cpu.dcache.overall_hits::total             627                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data           55                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total            55                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data           27                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data           82                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data           82                       # number of overall misses
-system.cpu.dcache.overall_misses::total            82                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data      3465000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total      3465000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data      1701000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      1701000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data      5166000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total      5166000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data      5166000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total      5166000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data          415                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total          415                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data          709                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total          709                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data          709                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total          709                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.132530                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.132530                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.091837                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.091837                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.115656                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.115656                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.115656                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.115656                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        63000                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total        63000                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        63000                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total        63000                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data        63000                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total        63000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data        63000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total        63000                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data           55                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data           27                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data           82                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data           82                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3410000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      3410000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1674000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      1674000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data      5084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total      5084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data      5084000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total      5084000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.132530                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.132530                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.091837                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.091837                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.115656                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.115656                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.115656                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.115656                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        62000                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        62000                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        62000                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        62000                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        62000                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total        62000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        62000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total        62000                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse            79.631047                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs                2423                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs             14.865031                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst    79.631047                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.038882                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.038882                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.079590                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses              5335                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses             5335                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst         2423                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total            2423                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst          2423                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total             2423                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst         2423                       # number of overall hits
-system.cpu.icache.overall_hits::total            2423                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          163                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           163                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          163                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            163                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          163                       # number of overall misses
-system.cpu.icache.overall_misses::total           163                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     10269500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     10269500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     10269500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     10269500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     10269500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     10269500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst         2586                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total         2586                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst         2586                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total         2586                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst         2586                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total         2586                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.063032                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.063032                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.063032                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.063032                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.063032                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.063032                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63003.067485                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 63003.067485                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 63003.067485                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 63003.067485                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 63003.067485                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 63003.067485                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          163                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     10106500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     10106500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     10106500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     10106500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     10106500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     10106500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.063032                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063032                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.063032                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.063032                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.063032                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.063032                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62003.067485                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62003.067485                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62003.067485                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 62003.067485                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62003.067485                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 62003.067485                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          127.028625                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  0                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              245                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs                    0                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    79.723638                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data    47.304987                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002433                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.001444                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.003877                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.007477                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             2205                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            2205                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.ReadExReq_misses::cpu.data           27                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total           27                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          163                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          163                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data           55                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total           55                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          163                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data           82                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           245                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          163                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data           82                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          245                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      1633500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      1633500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst      9862000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total      9862000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      3327500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      3327500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst      9862000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data      4961000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     14823000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst      9862000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data      4961000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     14823000                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data           27                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total           27                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          163                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          163                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data           55                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total           55                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          163                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data           82                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          245                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          163                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data           82                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          245                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        60500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        60500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60503.067485                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60503.067485                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        60500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        60500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60503.067485                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data        60500                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60502.040816                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60503.067485                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data        60500                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60502.040816                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data           27                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total           27                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          163                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          163                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data           55                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total           55                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data           82                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data           82                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          245                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      1363500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      1363500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst      8232000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total      8232000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      2777500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      2777500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst      8232000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data      4141000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     12373000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst      8232000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data      4141000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     12373000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        50500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        50500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50503.067485                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50503.067485                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        50500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        50500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50503.067485                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        50500                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50502.040816                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50503.067485                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        50500                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50502.040816                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          245                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp           218                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq           27                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp           27                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          163                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq           55                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          326                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          164                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total               490                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        10432                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         5248                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              15680                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples          245                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                245    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            245                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         122500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        244500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          1.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        123000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests           245                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED     18484500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp                218                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           218                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port          490                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                    490                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   15680                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples               245                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     245    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 245                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              245500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            1225000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 5f021cba5..000000000
--- a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA/tests/opt/quick/se/30.eon/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/eon
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simerr b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 870cfd899..000000000
--- a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,52 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-getting pixel output filename pixels_out.cook
-opening control file chair.control.cook
-opening camera file chair.camera
-opening surfaces file chair.surfaces
-reading data
-processing 8parts
-Grid measure is 6 by 3.0001 by 6
-cell dimension is 0.863065
-Creating grid for list of length 21
-Grid size = 7 by 4 by 7
-Total occupancy = 236
-reading control stream
-reading camera stream
-Writing to chair.cook.ppm
-calculating 15 by 15 image with 196 samples
-col 0. . .
-col 1. . .
-col 2. . .
-col 3. . .
-col 4. . .
-col 5. . .
-col 6. . .
-col 7. . .
-col 8. . .
-col 9. . .
-col 10. . .
-col 11. . .
-col 12. . .
-col 13. . .
-col 14. . .
-Writing to chair.cook.ppm
-0  8  14
-1  8  14
-2  8  14
-3  8  14
-4  8  14
-5  8  14
-6  8  14
-7  8  14
-8  8  14
-9  8  14
-10  8  14
-11  8  14
-12  8  14
-13  8  14
-14  8  14
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simout b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index 4aef5499e..000000000
--- a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,17 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/30.eon/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/30.eon/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:27
-gem5 executing on e108600-lin, pid 4289
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/30.eon/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/30.eon/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Eon, Version 1.1
-info: Increasing stack size by one page.
-OO-style eon Time= 0.183333
-Exiting @ tick 199332411500 because target called exit()
diff --git a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index 79bf3fe5b..000000000
--- a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.199332                       # Number of seconds simulated
-sim_ticks                                199332411500                       # Number of ticks simulated
-final_tick                               199332411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2875345                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2875345                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1437672996                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 248448                       # Number of bytes of host memory used
-host_seconds                                   138.65                       # Real time elapsed on the host
-sim_insts                                   398664595                       # Number of instructions simulated
-sim_ops                                     398664595                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 199332411500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst        1594658604                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         662449271                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           2257107875                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   1594658604                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      1594658604                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      492356798                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         492356798                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          398664651                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           94754489                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             493419140                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          73520729                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             73520729                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999996548                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           3323339471                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             11323336020                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999996548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999996548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          2470028804                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             2470028804                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999996548                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5793368275                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13793364824                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 199332411500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     94754489                       # DTB read hits
-system.cpu.dtb.read_misses                         21                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 94754510                       # DTB read accesses
-system.cpu.dtb.write_hits                    73520729                       # DTB write hits
-system.cpu.dtb.write_misses                        35                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73520764                       # DTB write accesses
-system.cpu.dtb.data_hits                    168275218                       # DTB hits
-system.cpu.dtb.data_misses                         56                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168275274                       # DTB accesses
-system.cpu.itb.fetch_hits                   398664651                       # ITB hits
-system.cpu.itb.fetch_misses                       173                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               398664824                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    199332411500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        398664824                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664595                       # Number of instructions committed
-system.cpu.committedOps                     398664595                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             316365907                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              155295119                       # Number of float alu accesses
-system.cpu.num_func_calls                    16015498                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     25997787                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    316365907                       # number of integer instructions
-system.cpu.num_fp_insts                     155295119                       # number of float instructions
-system.cpu.num_int_register_reads           372938760                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          159335860                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            151776196                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           100196481                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     168275274                       # number of memory refs
-system.cpu.num_load_insts                    94754510                       # Number of load instructions
-system.cpu.num_store_insts                   73520764                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  398664824                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          44587532                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              23123356      5.80%      5.80% # Class of executed instruction
-system.cpu.op_class::IntAlu                 141652555     35.53%     41.33% # Class of executed instruction
-system.cpu.op_class::IntMult                  2124322      0.53%     41.86% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     41.86% # Class of executed instruction
-system.cpu.op_class::FloatAdd                35620060      8.93%     50.80% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 7072549      1.77%     52.57% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2735231      0.69%     53.26% # Class of executed instruction
-system.cpu.op_class::FloatMult               16498021      4.14%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                 1563283      0.39%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::MemRead                 46072315     11.56%     69.35% # Class of executed instruction
-system.cpu.op_class::MemWrite                30396984      7.62%     76.97% # Class of executed instruction
-system.cpu.op_class::FloatMemRead            48682195     12.21%     89.18% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite           43123780     10.82%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  398664651                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 199332411500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq           493419140                       # Transaction distribution
-system.membus.trans_dist::ReadResp          493419140                       # Transaction distribution
-system.membus.trans_dist::WriteReq           73520729                       # Transaction distribution
-system.membus.trans_dist::WriteResp          73520729                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    797329302                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    336550436                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             1133879738                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   1594658604                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   1154806069                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              2749464673                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples         566939869                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               566939869    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total           566939869                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 2d4d209f1..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=vortex lendian.raw
-cwd=build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/vortex
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simout b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index 0d37b2b08..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,14 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:27
-gem5 executing on e108600-lin, pid 4293
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/50.vortex/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Exiting @ tick 44221003000 because target called exit()
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.msg b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.msg
deleted file mode 100644
index 472b08431..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.msg
+++ /dev/null
@@ -1,158 +0,0 @@
-
-  SYSTEM TYPE...
-  __ZTC__                := False 
-  __UNIX__               := True 
-  __RISC__               := True 
-  SPEC_CPU2000_LP64        := True 
-  __MAC__                := False 
-  __BCC__                := False 
-  __BORLANDC__           := False 
-  __GUI__                := False 
-  __WTC__                := False 
-  __HP__                 := False 
-
-  CODE OPTIONS...
-  __MACROIZE_HM__        := True 
-  __MACROIZE_MEM__       := True 
-  ENV01                  := True 
-  USE_HPP_STYPE_HDRS     := False 
-  USE_H_STYPE_HDRS       := False 
-
-  CODE INCLUSION PARAMETERS...
-  INCLUDE_ALL_CODE       := False 
-  INCLUDE_DELETE_CODE    := True 
-  __SWAP_GRP_POS__       := True 
-  __INCLUDE_MTRX__       := False 
-  __BAD_CODE__           := False 
-  API_INCLUDE            := False 
-  BE_CAREFUL             := False 
-  OLDWAY                 := False 
-  NOTUSED                := False 
-
-  SYSTEM PARAMETERS...
-  EXT_ENUM               := 999999999L 
-  CHUNK_CONSTANT         := 55555555 
-  CORE_CONSTANT          := 55555555 
-  CORE_LIMIT             := 20971520 
-  CorePage_Size          := 384000 
-  ALIGN_BYTES            := True 
-  CORE_BLOCK_ALIGN       :=    8 
-  FAR_MEM                := False 
-
-  MEMORY MANAGEMENT PARAMETERS...
-  SYSTEM_ALLOC           := True 
-  SYSTEM_FREESTORE       := True 
-  __NO_DISKCACHE__       := False 
-  __FREEZE_VCHUNKS__     := True 
-  __FREEZE_GRP_PACKETS__ := True 
-  __MINIMIZE_TREE_CACHE__:= True 
-
-  SYSTEM STD PARAMETERS...
-  __STDOUT__             := False 
-  NULL                   :=    0 
-  LPTR                   := False 
-  False_Status           :=    1 
-  True_Status            :=    0 
-  LARGE                  := True 
-  TWOBYTE_BOOL           := False 
-  __NOSTR__              := False 
-
-  MEMORY VALIDATION PARAMETERS...
-  CORE_CRC_CHECK         := False 
-  VALIDATE_MEM_CHUNKS    := False 
-
-  SYSTEM DEBUG OPTIONS...
-  DEBUG                  := False 
-  MCSTAT                 := False 
-  TRACKBACK              := False 
-  FLUSH_FILES            := False 
-  DEBUG_CORE0            := False 
-  DEBUG_RISC             := False 
-  __TREE_BUG__           := False 
-  __TRACK_FILE_READS__   := False 
-  PAGE_SPACE             := False 
-  LEAVE_NO_TRACE         := True 
-  NULL_TRACE_STRS        := False 
-
-  TIME PARAMETERS...
-  CLOCK_IS_LONG          := False 
-  __DISPLAY_TIME__       := False 
-  __TREE_TIME__          := False 
-  __DISPLAY_ERRORS__     := False 
-
-  API MACROS...
-  __BMT01__              := True 
-  OPTIMIZE               := True 
-
-  END OF DEFINES.
-
-
-
-              ...   IMPLODE MEMORY ...
-
-  SWAP to DiskCache := False
-
-  FREEZE_GRP_PACKETS:= True
-
-  QueBug            := 1000
-
-  sizeof(boolean)      =  4
-  sizeof(sizetype)     =  4
-  sizeof(chunkstruc)   = 32
-
-  sizeof(shorttype )   =  2
-  sizeof(idtype    )   =  2
-  sizeof(sizetype  )   =  4
-  sizeof(indextype )   =  4
-  sizeof(numtype   )   =  4
-  sizeof(handletype)   =  4
-  sizeof(tokentype )   =  8
-
-  sizeof(short     )   =  2
-  sizeof(int       )   =  4
-
-  sizeof(lt64      )   =  4
-  sizeof(farlongtype)  =  4
-  sizeof(long      )   =  8
-  sizeof(longaddr  )   =  8
-
-  sizeof(float     )   =  4
-  sizeof(double    )   =  8
-
-  sizeof(addrtype  )   =  8
-  sizeof(char *    )   =  8
- ALLOC   CORE_1    :: 16
- BHOOLE NATH
-
- OPEN File ./input/lendian.rnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @  2030c0
-    DB BlkDirChunk       : Chunk[  10] AT Vbn[3146]
-    DB BlkTknChunk       : Chunk[  11] AT Vbn[3147]
-    DB BlkSizeChunk      : Chunk[  12] AT Vbn[3148]
- DB Handle Chunk's StackPtr = 20797
-
-  DB[ 1] LOADED;  Handles= 20797
- KERNEL in CORE[ 1] Restored @ 4005c800
-
- OPEN File ./input/lendian.wnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @   21c40
-    DB BlkDirChunk       : Chunk[  31] AT Vbn[ 81]
-    DB BlkTknChunk       : Chunk[  32] AT Vbn[ 82]
-    DB BlkSizeChunk      : Chunk[  33] AT Vbn[ 83]
- DB Handle Chunk's StackPtr = 17
-
-  DB[ 2] LOADED;  Handles= 17
- VORTEx_Status == -8 || fffffff8
-
-    BE HERE NOW !!!
-
-
-
-               ... VORTEx ON LINE ...
-
-
-              ...   END OF SESSION ...
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.out b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.out
deleted file mode 100644
index 726b45c60..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/smred.out
+++ /dev/null
@@ -1,258 +0,0 @@
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 3] Created.
-
-VORTEX INPUT PARAMETERS::
- 	MESSAGE       FileName:	 smred.msg            
-	OUTPUT        FileName:	 smred.out            
-	DISK CACHE    FileName:	 NULL                 
-	PART DB       FileName:	 parts.db             
-	DRAW DB       FileName:	 draw.db              
-	PERSON DB     FileName:	 emp.db               
-	PERSONS Data  FileName:	 ./input/persons.250  
-	PARTS         Count   :	 100     
-	OUTER         Loops   :	 1       
-	INNER         Loops   :	 1       
-	LOOKUP        Parts   :	 25      
-	DELETE        Parts   :	 10      
-	STUFF         Parts   :	 10      
-	DEPTH         Traverse:	 5       
-	% DECREASE    Parts   :	 0       
-	% INCREASE    LookUps :	 0       
-	% INCREASE    Deletes :	 0       
-	% INCREASE    Stuffs  :	 0       
-	FREEZE_PACKETS        :	 1       
-	ALLOC_CHUNKS          :	 10000   
-	EXTEND_CHUNKS         :	 5000    
-	DELETE Draw objects   :	 True                 
-	DELETE Part objects   :	 False                
-	QUE_BUG               :	 1000
-	VOID_BOUNDARY         :	 67108864
-	VOID_RESERVE          :	 1048576
-
-	COMMIT_DBS            :	 False
-
-
-
- BMT TEST :: files...
-      EdbName           := PartLib
-      EdbFileName       := parts.db
-      DrwName           := DrawLib
-      DrwFileName       := draw.db
-      EmpName           := PersonLib
-      EmpFileName       := emp.db
-
-      Swap to DiskCache := False
-      Freeze the cache  := True
-
-
- BMT TEST :: parms...
-      DeBug modulo      := 1000    
-      Create Parts count:= 100     
-      Outer Loops       := 1       
-      Inner Loops       := 1       
-      Look Ups          := 25      
-      Delete Parts      := 10      
-      Stuff Parts       := 10      
-      Traverse Limit    := 5       
-      Delete Draws      := True
-      Delete Parts      := False
-      Delete ALL Parts  := after every <mod  0>Outer Loop
-
- INITIALIZE LIBRARY ::
-
- INITIALIZE SCHEMA ::
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 4] Created.
-   PartLibCreate:: Db[  4]; VpartsDir=   1
-
- Part Count=       1
-
- Initialize the Class maps
- LIST HEADS  loaded ... DbListHead_Class = 207
-                        DbListNode_Class = 206
-
-...NOTE... ShellLoadCode:: Class[ 228] will NOT be Activated.
-
-
-...NOTE... ShellLoadCode:: Class[ 229] will NOT be Activated.
-
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 5] Created.
-   DrawLibCreate:: Db[  5]; VpartsDir=   1
-
- Initialize the Class maps of this schema.
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 6] Created.
-
- ***NOTE***  Persons Library Extended!
-
- Create <131072> Persons.
- ItNum      0. Person[  6:       5]. Name= Riddell         , Robert V.       ;
-
- LAST Person Read::
- ItNum    250. Person[  6:     503]. Name= Gonzales        , Warren X.       ;
-
- BUILD <Query0>   for <Part2>  class::
-
-  if (link[1].length >=    5) ::
-
- Build Query2 for <Address>   class::
-
-  if (State == CA || State == T*)
-
- Build Query1 for <Person>    class::
-
-  if (LastName  >= H* && LastName <= P* && Query0(Residence)) ::
-
- BUILD <Query3> for <DrawObj>    class::
-
-  if (Id  >= 3000 
-  &&  (Id >= 3000 && Id <= 3001)
-  &&  Id >= 3002)
-
- BUILD <Query4> for <NamedDrawObj>   class::
-
-  if (Nam ==       Pre*
-  || (Nam ==   ??Mid???  || == Pre??Mid??   || ==     ??Post
-       || ==  Pre??Post  || == ??Mid???Post   || == Pre??Mid???Post)
-  && Id <= 7)
-      SEED          :=    1008; Swap     = False; RgnEntries =   135
-
- OUTER LOOP [  1] :  NewParts = 100 LookUps = 25 StuffParts = 10.
-
- Create 100 New Parts
- Create Part      1. Token[  4:       2].
-
-  <   100> Parts Created. CurrentId=   100
-
- Connect each instantiated Part TO 3 unique Parts
- Connect Part      1. Token[  4:       2]
-   Connect  Part     25. Token[  4:      26] FromList=    26.
-   Connect  Part     12. Token[  4:      13] FromList=    13.
-   Connect  Part     59. Token[  4:      60] FromList=    60.
-
- SET  <DrawObjs>    entries::
-      1. [  5:       5]  := <1       >; @[:     6]
-   Iteration count =   100
-
- SET  <NamedDrawObjs>  entries::
-      1. [  5:      39]  := <14      >;
-   Iteration count =    12
-
- SET  <LibRectangles>  entries::
-      1. [  5:      23]  := <8       >; @[:    24]
-   Iteration count =    12
-
- LIST <DbRectangles>   entries::
-       1. [   5:    23]
-   Iteration count =    12
-
- SET  <PersonNames  >  entries::
-   Iteration count =   250
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 100
- <   100> Part            images'  Committed.
-                 <     0> are Named.
- <    50> Point           images'  Committed.
- <    81> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  0:       0]. TestObj        Committed.
- <     0> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  0:       0]. CartesianPoint Committed.
- <     0> CartesianPoint  images'  Committed.
-
- BEGIN  Inner Loop Sequence::.
-
- INNER LOOP [   1:   1] :
-
- LOOK UP     25 Random Parts and Export each Part.
-
- LookUp for     26 parts; Asserts =     8
-       <Part2    >  Asserts =     2; NULL Asserts =     3.
-       <DrawObj  >  Asserts =     0; NULL Asserts =     5.
-       <NamedObj >  Asserts =     0; NULL Asserts =     0.
-       <Person   >  Asserts =     0; NULL Asserts =     5.
-       <TestObj  >  Asserts =    60; NULL Asserts =     0.
-
- DELETE      10 Random Parts.
-
-   PartDelete    :: Token[  4:      91].
-   PartDisconnect:: Token[  4:      91] id:=     90 for each link.
-   DisConnect  link    [   0]:=     50; PartToken[    51:    51].
-   DisConnect  link    [   1]:=     17; PartToken[    18:    18].
-   DisConnect  link    [   2]:=     72; PartToken[    73:    73].
-   DeleteFromList:: Vchunk[ 4:      91]. (*   1)
-   DisConnect  FromList[   0]:=    56;  Token[    57:    57].
-   Vlists[  89] :=   100;
-
- Delete for     11 parts;
-
- Traverse Count=     0
-
- TRAVERSE PartId[     6] and all Connections to  5 Levels
- SEED In Traverse Part [  4:      65] @ Level =  4.
-
- Traverse Count=   357
-       Traverse    Asserts =     5. True Tests =     1
- <     5> DrawObj         objects  DELETED.
-                 <     2> are Named.
- <     2> Point           objects  DELETED.
-
- CREATE 10 Additional Parts
-
- Create 10 New Parts
- Create Part    101. Token[  4:     102].
-
-  <    10> Parts Created. CurrentId=   110
-
- Connect each instantiated Part TO 3 unique Parts
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 110
- <    81> Part            images'  Committed.
-                 <     0> are Named.
- <    38> Point           images'  Committed.
- <    31> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Committed.
- <    15> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Committed.
- <    16> CartesianPoint  images'  Committed.
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Deleted.
- <    15> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Deleted.
- <    16> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-
- END INNER LOOP [   1:   1].
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- <     0> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- <     0> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-   STATUS= -201
-V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index 4f8d8987a..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.044221                       # Number of seconds simulated
-sim_ticks                                 44221003000                       # Number of ticks simulated
-final_tick                                44221003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2866684                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2866683                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1434985124                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 250568                       # Number of bytes of host memory used
-host_seconds                                    30.82                       # Real time elapsed on the host
-sim_insts                                    88340673                       # Number of instructions simulated
-sim_ops                                      88340673                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  44221003000                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst         353752292                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         126702647                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            480454939                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    353752292                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       353752292                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       91652896                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          91652896                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst           88438073                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           20276638                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             108714711                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          14613377                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             14613377                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999644241                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2865214229                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10864858470                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999644241                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999644241                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          2072610067                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             2072610067                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999644241                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          4937824296                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            12937468537                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED  44221003000                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20276638                       # DTB read hits
-system.cpu.dtb.read_misses                      90148                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20366786                       # DTB read accesses
-system.cpu.dtb.write_hits                    14613377                       # DTB write hits
-system.cpu.dtb.write_misses                      7252                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14620629                       # DTB write accesses
-system.cpu.dtb.data_hits                     34890015                       # DTB hits
-system.cpu.dtb.data_misses                      97400                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 34987415                       # DTB accesses
-system.cpu.itb.fetch_hits                    88438073                       # ITB hits
-system.cpu.itb.fetch_misses                      3934                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                88442007                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     44221003000                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                         88442007                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88340673                       # Number of instructions committed
-system.cpu.committedOps                      88340673                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              78039444                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 267757                       # Number of float alu accesses
-system.cpu.num_func_calls                     3321606                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8920848                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     78039444                       # number of integer instructions
-system.cpu.num_fp_insts                        267757                       # number of float instructions
-system.cpu.num_int_register_reads           105931758                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52319251                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads               229023                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes              227630                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      34987415                       # number of memory refs
-system.cpu.num_load_insts                    20366786                       # Number of load instructions
-system.cpu.num_store_insts                   14620629                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                   88442007                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          13754477                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               8748916      9.89%      9.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                  44394799     50.20%     60.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    41101      0.05%     60.14% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     60.14% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  114304      0.13%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      84      0.00%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCvt                  113640      0.13%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMult                     50      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                   37764      0.04%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::MemRead                 20366476     23.03%     83.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                14619024     16.53%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                 310      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite               1605      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   88438073                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  44221003000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq           108714711                       # Transaction distribution
-system.membus.trans_dist::ReadResp          108714711                       # Transaction distribution
-system.membus.trans_dist::WriteReq           14613377                       # Transaction distribution
-system.membus.trans_dist::WriteResp          14613377                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    176876146                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     69780030                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              246656176                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    353752292                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    218355543                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               572107835                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples         123328088                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               123328088    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total           123328088                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index d07d610d6..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=vortex lendian.raw
-cwd=build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/vortex
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simerr b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simout b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index d72d31595..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,14 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:27
-gem5 executing on e108600-lin, pid 4294
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/50.vortex/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-Exiting @ tick 134741611500 because target called exit()
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.msg b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.msg
deleted file mode 100644
index 472b08431..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.msg
+++ /dev/null
@@ -1,158 +0,0 @@
-
-  SYSTEM TYPE...
-  __ZTC__                := False 
-  __UNIX__               := True 
-  __RISC__               := True 
-  SPEC_CPU2000_LP64        := True 
-  __MAC__                := False 
-  __BCC__                := False 
-  __BORLANDC__           := False 
-  __GUI__                := False 
-  __WTC__                := False 
-  __HP__                 := False 
-
-  CODE OPTIONS...
-  __MACROIZE_HM__        := True 
-  __MACROIZE_MEM__       := True 
-  ENV01                  := True 
-  USE_HPP_STYPE_HDRS     := False 
-  USE_H_STYPE_HDRS       := False 
-
-  CODE INCLUSION PARAMETERS...
-  INCLUDE_ALL_CODE       := False 
-  INCLUDE_DELETE_CODE    := True 
-  __SWAP_GRP_POS__       := True 
-  __INCLUDE_MTRX__       := False 
-  __BAD_CODE__           := False 
-  API_INCLUDE            := False 
-  BE_CAREFUL             := False 
-  OLDWAY                 := False 
-  NOTUSED                := False 
-
-  SYSTEM PARAMETERS...
-  EXT_ENUM               := 999999999L 
-  CHUNK_CONSTANT         := 55555555 
-  CORE_CONSTANT          := 55555555 
-  CORE_LIMIT             := 20971520 
-  CorePage_Size          := 384000 
-  ALIGN_BYTES            := True 
-  CORE_BLOCK_ALIGN       :=    8 
-  FAR_MEM                := False 
-
-  MEMORY MANAGEMENT PARAMETERS...
-  SYSTEM_ALLOC           := True 
-  SYSTEM_FREESTORE       := True 
-  __NO_DISKCACHE__       := False 
-  __FREEZE_VCHUNKS__     := True 
-  __FREEZE_GRP_PACKETS__ := True 
-  __MINIMIZE_TREE_CACHE__:= True 
-
-  SYSTEM STD PARAMETERS...
-  __STDOUT__             := False 
-  NULL                   :=    0 
-  LPTR                   := False 
-  False_Status           :=    1 
-  True_Status            :=    0 
-  LARGE                  := True 
-  TWOBYTE_BOOL           := False 
-  __NOSTR__              := False 
-
-  MEMORY VALIDATION PARAMETERS...
-  CORE_CRC_CHECK         := False 
-  VALIDATE_MEM_CHUNKS    := False 
-
-  SYSTEM DEBUG OPTIONS...
-  DEBUG                  := False 
-  MCSTAT                 := False 
-  TRACKBACK              := False 
-  FLUSH_FILES            := False 
-  DEBUG_CORE0            := False 
-  DEBUG_RISC             := False 
-  __TREE_BUG__           := False 
-  __TRACK_FILE_READS__   := False 
-  PAGE_SPACE             := False 
-  LEAVE_NO_TRACE         := True 
-  NULL_TRACE_STRS        := False 
-
-  TIME PARAMETERS...
-  CLOCK_IS_LONG          := False 
-  __DISPLAY_TIME__       := False 
-  __TREE_TIME__          := False 
-  __DISPLAY_ERRORS__     := False 
-
-  API MACROS...
-  __BMT01__              := True 
-  OPTIMIZE               := True 
-
-  END OF DEFINES.
-
-
-
-              ...   IMPLODE MEMORY ...
-
-  SWAP to DiskCache := False
-
-  FREEZE_GRP_PACKETS:= True
-
-  QueBug            := 1000
-
-  sizeof(boolean)      =  4
-  sizeof(sizetype)     =  4
-  sizeof(chunkstruc)   = 32
-
-  sizeof(shorttype )   =  2
-  sizeof(idtype    )   =  2
-  sizeof(sizetype  )   =  4
-  sizeof(indextype )   =  4
-  sizeof(numtype   )   =  4
-  sizeof(handletype)   =  4
-  sizeof(tokentype )   =  8
-
-  sizeof(short     )   =  2
-  sizeof(int       )   =  4
-
-  sizeof(lt64      )   =  4
-  sizeof(farlongtype)  =  4
-  sizeof(long      )   =  8
-  sizeof(longaddr  )   =  8
-
-  sizeof(float     )   =  4
-  sizeof(double    )   =  8
-
-  sizeof(addrtype  )   =  8
-  sizeof(char *    )   =  8
- ALLOC   CORE_1    :: 16
- BHOOLE NATH
-
- OPEN File ./input/lendian.rnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @  2030c0
-    DB BlkDirChunk       : Chunk[  10] AT Vbn[3146]
-    DB BlkTknChunk       : Chunk[  11] AT Vbn[3147]
-    DB BlkSizeChunk      : Chunk[  12] AT Vbn[3148]
- DB Handle Chunk's StackPtr = 20797
-
-  DB[ 1] LOADED;  Handles= 20797
- KERNEL in CORE[ 1] Restored @ 4005c800
-
- OPEN File ./input/lendian.wnv 
-    *Status            =   0
-   DB HDR restored from FileVbn[  0]
-    DB BlkDirOffset      : @   21c40
-    DB BlkDirChunk       : Chunk[  31] AT Vbn[ 81]
-    DB BlkTknChunk       : Chunk[  32] AT Vbn[ 82]
-    DB BlkSizeChunk      : Chunk[  33] AT Vbn[ 83]
- DB Handle Chunk's StackPtr = 17
-
-  DB[ 2] LOADED;  Handles= 17
- VORTEx_Status == -8 || fffffff8
-
-    BE HERE NOW !!!
-
-
-
-               ... VORTEx ON LINE ...
-
-
-              ...   END OF SESSION ...
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.out b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.out
deleted file mode 100644
index 726b45c60..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/smred.out
+++ /dev/null
@@ -1,258 +0,0 @@
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 3] Created.
-
-VORTEX INPUT PARAMETERS::
- 	MESSAGE       FileName:	 smred.msg            
-	OUTPUT        FileName:	 smred.out            
-	DISK CACHE    FileName:	 NULL                 
-	PART DB       FileName:	 parts.db             
-	DRAW DB       FileName:	 draw.db              
-	PERSON DB     FileName:	 emp.db               
-	PERSONS Data  FileName:	 ./input/persons.250  
-	PARTS         Count   :	 100     
-	OUTER         Loops   :	 1       
-	INNER         Loops   :	 1       
-	LOOKUP        Parts   :	 25      
-	DELETE        Parts   :	 10      
-	STUFF         Parts   :	 10      
-	DEPTH         Traverse:	 5       
-	% DECREASE    Parts   :	 0       
-	% INCREASE    LookUps :	 0       
-	% INCREASE    Deletes :	 0       
-	% INCREASE    Stuffs  :	 0       
-	FREEZE_PACKETS        :	 1       
-	ALLOC_CHUNKS          :	 10000   
-	EXTEND_CHUNKS         :	 5000    
-	DELETE Draw objects   :	 True                 
-	DELETE Part objects   :	 False                
-	QUE_BUG               :	 1000
-	VOID_BOUNDARY         :	 67108864
-	VOID_RESERVE          :	 1048576
-
-	COMMIT_DBS            :	 False
-
-
-
- BMT TEST :: files...
-      EdbName           := PartLib
-      EdbFileName       := parts.db
-      DrwName           := DrawLib
-      DrwFileName       := draw.db
-      EmpName           := PersonLib
-      EmpFileName       := emp.db
-
-      Swap to DiskCache := False
-      Freeze the cache  := True
-
-
- BMT TEST :: parms...
-      DeBug modulo      := 1000    
-      Create Parts count:= 100     
-      Outer Loops       := 1       
-      Inner Loops       := 1       
-      Look Ups          := 25      
-      Delete Parts      := 10      
-      Stuff Parts       := 10      
-      Traverse Limit    := 5       
-      Delete Draws      := True
-      Delete Parts      := False
-      Delete ALL Parts  := after every <mod  0>Outer Loop
-
- INITIALIZE LIBRARY ::
-
- INITIALIZE SCHEMA ::
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 4] Created.
-   PartLibCreate:: Db[  4]; VpartsDir=   1
-
- Part Count=       1
-
- Initialize the Class maps
- LIST HEADS  loaded ... DbListHead_Class = 207
-                        DbListNode_Class = 206
-
-...NOTE... ShellLoadCode:: Class[ 228] will NOT be Activated.
-
-
-...NOTE... ShellLoadCode:: Class[ 229] will NOT be Activated.
-
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 5] Created.
-   DrawLibCreate:: Db[  5]; VpartsDir=   1
-
- Initialize the Class maps of this schema.
-  Primal_CreateDb Accessed !!!
- CREATE  Db Header and Db Primal  ... 
-  NEW DB [ 6] Created.
-
- ***NOTE***  Persons Library Extended!
-
- Create <131072> Persons.
- ItNum      0. Person[  6:       5]. Name= Riddell         , Robert V.       ;
-
- LAST Person Read::
- ItNum    250. Person[  6:     503]. Name= Gonzales        , Warren X.       ;
-
- BUILD <Query0>   for <Part2>  class::
-
-  if (link[1].length >=    5) ::
-
- Build Query2 for <Address>   class::
-
-  if (State == CA || State == T*)
-
- Build Query1 for <Person>    class::
-
-  if (LastName  >= H* && LastName <= P* && Query0(Residence)) ::
-
- BUILD <Query3> for <DrawObj>    class::
-
-  if (Id  >= 3000 
-  &&  (Id >= 3000 && Id <= 3001)
-  &&  Id >= 3002)
-
- BUILD <Query4> for <NamedDrawObj>   class::
-
-  if (Nam ==       Pre*
-  || (Nam ==   ??Mid???  || == Pre??Mid??   || ==     ??Post
-       || ==  Pre??Post  || == ??Mid???Post   || == Pre??Mid???Post)
-  && Id <= 7)
-      SEED          :=    1008; Swap     = False; RgnEntries =   135
-
- OUTER LOOP [  1] :  NewParts = 100 LookUps = 25 StuffParts = 10.
-
- Create 100 New Parts
- Create Part      1. Token[  4:       2].
-
-  <   100> Parts Created. CurrentId=   100
-
- Connect each instantiated Part TO 3 unique Parts
- Connect Part      1. Token[  4:       2]
-   Connect  Part     25. Token[  4:      26] FromList=    26.
-   Connect  Part     12. Token[  4:      13] FromList=    13.
-   Connect  Part     59. Token[  4:      60] FromList=    60.
-
- SET  <DrawObjs>    entries::
-      1. [  5:       5]  := <1       >; @[:     6]
-   Iteration count =   100
-
- SET  <NamedDrawObjs>  entries::
-      1. [  5:      39]  := <14      >;
-   Iteration count =    12
-
- SET  <LibRectangles>  entries::
-      1. [  5:      23]  := <8       >; @[:    24]
-   Iteration count =    12
-
- LIST <DbRectangles>   entries::
-       1. [   5:    23]
-   Iteration count =    12
-
- SET  <PersonNames  >  entries::
-   Iteration count =   250
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 100
- <   100> Part            images'  Committed.
-                 <     0> are Named.
- <    50> Point           images'  Committed.
- <    81> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  0:       0]. TestObj        Committed.
- <     0> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  0:       0]. CartesianPoint Committed.
- <     0> CartesianPoint  images'  Committed.
-
- BEGIN  Inner Loop Sequence::.
-
- INNER LOOP [   1:   1] :
-
- LOOK UP     25 Random Parts and Export each Part.
-
- LookUp for     26 parts; Asserts =     8
-       <Part2    >  Asserts =     2; NULL Asserts =     3.
-       <DrawObj  >  Asserts =     0; NULL Asserts =     5.
-       <NamedObj >  Asserts =     0; NULL Asserts =     0.
-       <Person   >  Asserts =     0; NULL Asserts =     5.
-       <TestObj  >  Asserts =    60; NULL Asserts =     0.
-
- DELETE      10 Random Parts.
-
-   PartDelete    :: Token[  4:      91].
-   PartDisconnect:: Token[  4:      91] id:=     90 for each link.
-   DisConnect  link    [   0]:=     50; PartToken[    51:    51].
-   DisConnect  link    [   1]:=     17; PartToken[    18:    18].
-   DisConnect  link    [   2]:=     72; PartToken[    73:    73].
-   DeleteFromList:: Vchunk[ 4:      91]. (*   1)
-   DisConnect  FromList[   0]:=    56;  Token[    57:    57].
-   Vlists[  89] :=   100;
-
- Delete for     11 parts;
-
- Traverse Count=     0
-
- TRAVERSE PartId[     6] and all Connections to  5 Levels
- SEED In Traverse Part [  4:      65] @ Level =  4.
-
- Traverse Count=   357
-       Traverse    Asserts =     5. True Tests =     1
- <     5> DrawObj         objects  DELETED.
-                 <     2> are Named.
- <     2> Point           objects  DELETED.
-
- CREATE 10 Additional Parts
-
- Create 10 New Parts
- Create Part    101. Token[  4:     102].
-
-  <    10> Parts Created. CurrentId=   110
-
- Connect each instantiated Part TO 3 unique Parts
-
- COMMIT All Image copies:: Release=<True>; Max Parts= 110
- <    81> Part            images'  Committed.
-                 <     0> are Named.
- <    38> Point           images'  Committed.
- <    31> Person          images'  Committed.
-
- COMMIT Parts(*      100)
-
- Commit TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Committed.
- <    15> TestObj         images'  Committed.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Committed.
- <    16> CartesianPoint  images'  Committed.
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- ItNum      0. Token[  3:       4]. TestObj        Deleted.
- <    15> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- ItNum      0. Token[  3:       3]. CartesianPoint Deleted.
- <    16> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-
- END INNER LOOP [   1:   1].
-
- DELETE All TestObj objects;
-
- Delete TestObj_Class        in <Primal> DB.
- <     0> TestObj         objects  Deleted.
-
- Commit CartesianPoint_Class in <Primal> DB.
- <     0> CartesianPoint  objects  Deleted.
-
- DELETE TestObj and Point objects... 
-   STATUS= -201
-V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!V O R T E x 0 1!
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index d5c3e5af1..000000000
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,569 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.134921                       # Number of seconds simulated
-sim_ticks                                134921160500                       # Number of ticks simulated
-final_tick                               134921160500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1865262                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1865262                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2848781352                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 261840                       # Number of bytes of host memory used
-host_seconds                                    47.36                       # Real time elapsed on the host
-sim_insts                                    88340673                       # Number of instructions simulated
-sim_ops                                      88340673                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            369920                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10155520                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10525440                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       369920                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          369920                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7371264                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7371264                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               5780                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158680                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                164460                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          115176                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               115176                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              2741749                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             75270031                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                78011781                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         2741749                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            2741749                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          54633862                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               54633862                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          54633862                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             2741749                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            75270031                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              132645642                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20276638                       # DTB read hits
-system.cpu.dtb.read_misses                      90148                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20366786                       # DTB read accesses
-system.cpu.dtb.write_hits                    14613377                       # DTB write hits
-system.cpu.dtb.write_misses                      7252                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14620629                       # DTB write accesses
-system.cpu.dtb.data_hits                     34890015                       # DTB hits
-system.cpu.dtb.data_misses                      97400                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 34987415                       # DTB accesses
-system.cpu.itb.fetch_hits                    88438074                       # ITB hits
-system.cpu.itb.fetch_misses                      3934                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                88442008                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        269842321                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88340673                       # Number of instructions committed
-system.cpu.committedOps                      88340673                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              78039444                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 267757                       # Number of float alu accesses
-system.cpu.num_func_calls                     3321606                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8920848                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     78039444                       # number of integer instructions
-system.cpu.num_fp_insts                        267757                       # number of float instructions
-system.cpu.num_int_register_reads           105931758                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52319251                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads               229023                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes              227630                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      34987415                       # number of memory refs
-system.cpu.num_load_insts                    20366786                       # Number of load instructions
-system.cpu.num_store_insts                   14620629                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  269842321                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          13754477                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               8748916      9.89%      9.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                  44394799     50.20%     60.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    41101      0.05%     60.14% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     60.14% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  114304      0.13%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      84      0.00%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCvt                  113640      0.13%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMult                     50      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                   37764      0.04%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::MemRead                 20366476     23.03%     83.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                14619024     16.53%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead                 310      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite               1605      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   88438073                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements            200248                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4078.334496                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            34685671                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            204344                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            169.741568                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         990170500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4078.334496                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995687                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995687                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3604                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          69984374                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         69984374                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     20215872                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20215872                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     14469799                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       14469799                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      34685671                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         34685671                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     34685671                       # number of overall hits
-system.cpu.dcache.overall_hits::total        34685671                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        60766                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         60766                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       143578                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       143578                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       204344                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         204344                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       204344                       # number of overall misses
-system.cpu.dcache.overall_misses::total        204344                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   2178421500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   2178421500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   8412226500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   8412226500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  10590648000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  10590648000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  10590648000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  10590648000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20276638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20276638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     34890015                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     34890015                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     34890015                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     34890015                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002997                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002997                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009825                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.009825                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.005857                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.005857                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35849.348320                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 35849.348320                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58589.940659                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 58589.940659                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 51827.545707                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 51827.545707                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 51827.545707                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 51827.545707                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       167988                       # number of writebacks
-system.cpu.dcache.writebacks::total            167988                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        60766                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        60766                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143578                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143578                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       204344                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       204344                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       204344                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       204344                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2117655500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   2117655500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8268648500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   8268648500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10386304000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  10386304000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10386304000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  10386304000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002997                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002997                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009825                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009825                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005857                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005857                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005857                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005857                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34849.348320                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34849.348320                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57589.940659                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57589.940659                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50827.545707                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 50827.545707                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50827.545707                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 50827.545707                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements             74391                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1870.340281                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            88361638                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             76436                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1156.021220                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1870.340281                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.913252                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.913252                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2045                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1708                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         176952584                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        176952584                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     88361638                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        88361638                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      88361638                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         88361638                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     88361638                       # number of overall hits
-system.cpu.icache.overall_hits::total        88361638                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        76436                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         76436                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        76436                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          76436                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        76436                       # number of overall misses
-system.cpu.icache.overall_misses::total         76436                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   1283204500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   1283204500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   1283204500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   1283204500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   1283204500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   1283204500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     88438074                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     88438074                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     88438074                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     88438074                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     88438074                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     88438074                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000864                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000864                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000864                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000864                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000864                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000864                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16787.959862                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 16787.959862                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 16787.959862                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 16787.959862                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 16787.959862                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 16787.959862                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        74391                       # number of writebacks
-system.cpu.icache.writebacks::total             74391                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        76436                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        76436                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        76436                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        76436                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        76436                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        76436                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1206768500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1206768500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1206768500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1206768500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1206768500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1206768500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000864                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000864                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000864                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15787.959862                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15787.959862                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15787.959862                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 15787.959862                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15787.959862                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 15787.959862                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements           133742                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31970.307618                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             388803                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           166510                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             2.335013                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      30559527000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   658.522624                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1588.260241                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 29723.524754                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.020097                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.048470                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.907090                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.975656                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         7663                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        24220                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          4609862                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         4609862                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks       167988                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       167988                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        74391                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        74391                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12665                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12665                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        70656                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        70656                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        32999                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        32999                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        70656                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        45664                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          116320                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        70656                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        45664                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         116320                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130913                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130913                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         5780                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         5780                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        27767                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        27767                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         5780                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158680                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        164460                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         5780                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158680                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       164460                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   7920287500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   7920287500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    349972000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    349972000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   1679964000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   1679964000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    349972000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   9600251500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   9950223500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    349972000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   9600251500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   9950223500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       167988                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       167988                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        74391                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        74391                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        76436                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        76436                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        60766                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        60766                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        76436                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       204344                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       280780                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        76436                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       204344                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       280780                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.911790                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.911790                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.075619                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.075619                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.456950                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.456950                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.075619                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.776534                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.585725                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.075619                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.776534                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.585725                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500.389572                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500.389572                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60548.788927                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60548.788927                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60502.178845                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60502.178845                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60548.788927                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500.702672                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60502.392679                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60548.788927                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500.702672                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60502.392679                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       115177                       # number of writebacks
-system.cpu.l2cache.writebacks::total           115177                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          106                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          106                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130913                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130913                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         5780                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         5780                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        27767                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        27767                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         5780                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158680                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       164460                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         5780                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158680                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       164460                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   6611157500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6611157500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    292172000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    292172000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1402294000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1402294000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    292172000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   8013451500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   8305623500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    292172000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   8013451500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   8305623500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.911790                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.911790                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.075619                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.075619                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.456950                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.456950                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.075619                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.776534                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.585725                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.075619                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.776534                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.585725                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500.389572                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500.389572                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50548.788927                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50548.788927                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50502.178845                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50502.178845                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50548.788927                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500.702672                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50502.392679                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50548.788927                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500.702672                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50502.392679                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       555419                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       274639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         4055                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         4055                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp        137202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       283165                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        74391                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        50825                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        76436                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        60766                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       227263                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       608936                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            836199                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      9652928                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23829248                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           33482176                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      133742                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic               7371328                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples       414522                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.009782                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.098421                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             410467     99.02%     99.02% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               4055      0.98%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         414522                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      520088500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     114654000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     306516000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests        294252                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests       129792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 134921160500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp              33547                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       115176                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            14616                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130913                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130913                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         33547                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       458712                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 458712                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17896704                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17896704                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples            164460                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  164460    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              164460                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           755151000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          822300000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 9503e5d69..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=twolf smred
-cwd=build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/twolf
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simout b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index 0dad23f1c..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:28
-gem5 executing on e108600-lin, pid 4296
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/70.twolf/alpha/tru64/simple-atomic
-
-Couldn't unlink  build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic/smred.sav
-Couldn't unlink  build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic/smred.sv2
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-         Yale University
-  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
- 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
- 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
- 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
- 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
- 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
- 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
-106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
-122 123 124 Exiting @ tick 45951567500 because target called exit()
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.out b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.out
deleted file mode 100644
index 98777e0af..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.out
+++ /dev/null
@@ -1,276 +0,0 @@
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-          Yale University
-
-
-NOTE: Restart file .rs2 not used
-
-TimberWolf will perform a global route step
-rowSep: 1.000000
-feedThruWidth: 4
-
-******************
-BLOCK DATA
-block:1 desire:85
-block:2 desire:85
-Total Desired Length: 170
-total cell length: 168
-total block length: 168
-block x-span:84  block y-span:78
-implicit feed thru range: -84
-Using default value of bin.penalty.control:1.000000
-numBins automatically set to:5
-binWidth = average_cell_width + 0 sigma= 17
-average_cell_width is:16
-standard deviation of cell length is:23.6305
-TimberWolfSC starting from the beginning
-
-
-
-THIS IS THE ROUTE COST OF THE ORIGINAL PLACEMENT: 645
-The number of nets with 1 pin is 4
-The number of nets with 2 pin is 9
-The number of nets with 3 pin is 0
-The number of nets with 4 pin is 2
-The number of nets with 5 pin is 0
-The number of nets with 6 pin is 0
-The number of nets with 7 pin is 0
-The number of nets with 8 pin is 0
-The number of nets with 9 pin is 0
-The number of nets with 10 pin or more is 0
-
-New Cost Function: Initial Horizontal Cost:242
-New Cost Function: FEEDS:0   MISSING_ROWS:-46
-
-bdxlen:86  bdylen:78
-l:0  t:78  r:86  b:0
-
-
-
-THIS IS THE ROUTE COST OF THE CURRENT PLACEMENT: 645
-
-
-
-THIS IS THE PENALTY OF THE CURRENT PLACEMENT: 44
-
-The rand generator seed was at utemp() : 1
-
-
-  tempfile[0][0] = 0.982500    tempfile[0][1] = 90.000000
-  tempfile[1][0] = 0.915000    tempfile[1][1] = 20.000000
-  tempfile[2][0] = 0.700000    tempfile[2][1] = 10.000000
-  tempfile[3][0] = 0.100000    tempfile[3][1] = 0.000000
-
-  I   T  fds     Wire Penalty P_lim Epct binC rowC  acc  s/p early  FDs    MRs
-  1 500    0      929     592   160 30.0  1.0  3.0 84.2 34.7  0.0     0     40
-  2 491    0      876     106   726  0.0  0.8  2.5 80.0 18.5  0.0     0     46
-  3 482    0      822     273   372  0.0  0.5  1.5 80.8 21.3  0.0     0     46
-  4 474    0      826      53   247  0.0  0.5  0.9 65.0 21.9  0.0     0     48
-  5 465    8      987      73   190  0.0  0.5  0.5 50.0 38.3  0.0     0     46
-  6 457    8      851      67   226  0.0  0.5  0.5 53.8 42.9  0.0     0     52
-  7 449    8     1067     108   190  0.0  0.5  0.5 46.2 53.8  0.0     0     50
-  8 441    8      918     106   171  0.0  0.5  0.5 47.1 40.4  0.0     0     48
-  9 434    8      812     101   197  0.0  0.5  0.5 53.6 21.0  0.0     0     48
- 10 426    8     1038     121   181  0.0  0.5  0.5 43.6 27.1  0.0     0     48
- 11 419    8      898      93   187  0.0  0.5  0.5 45.3 47.8  0.0     0     50
- 12 411    4      857      94   240  0.0  0.5  0.5 62.7 51.6  0.0     0     44
- 13 404    8     1043      88   185  0.0  0.5  0.5 54.0 52.8  0.0     0     50
- 14 397    8      767      94   154  0.0  0.5  0.5 33.8 35.0  0.0     0     50
- 15 390    8      862      89   183  0.0  0.5  0.5 55.6 29.0  0.0     0     46
- 16 383    4      798      79   173  0.0  0.5  0.5 57.5 35.3  0.0     0     52
- 17 376    8      827     100   152  0.0  0.5  0.5 35.3 81.8  0.0     0     50
- 18 370    8      878     101   208  0.0  0.5  0.5 44.7 46.2  0.0     0     48
- 19 363    4      921      67   167  0.0  0.5  0.5 57.1 34.7  0.0     0     48
- 20 357    8      933      93   154  0.0  0.5  0.5 46.5 43.6  0.0     0     52
- 21 351    8      930      89   147  0.0  0.5  0.5 39.4 36.5  0.0     0     52
- 22 345    8      951      79   142  0.0  0.5  0.5 32.8 51.3  0.0     0     50
- 23 339    8     1046      87   207  0.0  0.5  0.5 52.8 61.0  0.0     0     48
- 24 333    4      989      96   185  0.0  0.5  0.5 45.3 43.3  0.0     0     42
- 25 327    4      577      86   157  0.0  0.5  0.5 31.1 55.3  0.0     0     52
- 26 321    8      776      97   174  0.0  0.5  0.5 47.9 62.5  0.0     0     52
- 27 315    8      850      81   188  0.0  0.5  0.5 45.0 55.2  0.0     0     50
- 28 310    8      898      97   148  0.0  0.5  0.5 43.0 45.8  0.0     0     48
- 29 304    8      889      65   173  0.0  0.5  0.5 32.5 41.3  0.0     0     50
- 30 299    8      858      81   153  0.0  0.5  0.5 44.3 29.2  0.0     0     46
- 31 294    8      871      82   187  0.0  0.5  0.5 45.7 47.7  0.0     0     48
- 32 289    8      782     109   173  0.0  0.5  0.5 35.2 57.4  0.0     0     48
- 33 284    8      743      98   189  0.0  0.6  0.5 41.8 64.3  0.0     0     52
- 34 279    8      943      90   147  0.0  0.5  0.5 38.6 32.8  0.0     0     48
- 35 274    8      907      57   166  0.0  0.5  0.5 33.6 51.0  0.0     0     48
- 36 269    8      900      70   148  0.0  0.5  0.5 45.0 41.4  0.0     0     50
- 37 264    4      875     106   133  0.0  0.5  0.5 31.7 55.3  0.0     0     52
- 38 260    8     1023     145   149  0.0  0.6  0.5 28.7 65.0  0.0     0     52
- 39 255    8      801     151   173  0.0  0.9  0.5 41.7 41.2  0.0     0     48
- 40 251    8      741     104   159  0.0  0.8  0.5 36.3 47.5  0.0     0     48
- 41 246    8      828     108   149  0.0  0.5  0.5 34.6 50.9  0.0     0     50
- 42 242    8      947     128   132  0.0  0.7  0.5 34.2 39.0  0.0     0     50
- 43 238    8      917     101   142  0.0  0.8  0.5 34.4 50.9  0.0     0     48
- 44 234    8      761      86   129  0.0  0.5  0.5 42.0 36.4  0.0     0     52
- 45 229    8      979     106   137  0.0  0.5  0.5 29.2 55.3  0.0     0     50
- 46 225    8      806      74   130  0.0  0.7  0.5 33.1 65.4  0.0     0     52
- 47 221    8      971     125   114  0.0  0.5  0.5 31.9 45.6  0.0     0     52
- 48 218    8      869     125   104  0.0  0.9  0.5 30.0 56.0  0.0     0     48
- 49 214    8      999     153   140  0.0  0.8  0.5 30.4 46.4  0.0     0     52
- 50 210    8      798     192   139  0.0  1.0  0.5 28.9 50.0  0.0     0     52
- 51 206    8      860     125   157  0.0  1.2  0.5 31.5 26.9  0.0     0     52
- 52 203    8      893     186   127  5.9  0.9  0.5 26.4 42.3  0.0     0     46
- 53 199    8      863     126   141  0.0  1.2  0.5 32.5 44.4  0.0     0     44
- 54 196    8      788      97   133  0.0  0.9  0.5 37.5 40.0  0.0     0     50
- 55 192    8      926     119   116  0.0  0.6  0.5 26.1 55.3  0.0     0     52
- 56 189    8      789     162   107  0.0  0.8  0.5 25.2 40.4  0.0     0     48
- 57 186    8      878     107   128  0.0  1.1  0.5 23.1 34.0  0.0     0     52
- 58 182    8      775     105   122  0.0  0.8  0.5 25.5 57.4  0.0     0     50
- 59 179    8      747      94   129  0.0  0.7  0.5 34.3 37.3  0.0     0     50
- 60 176    8      845      96   138  0.0  0.6  0.5 28.3 41.7  0.0     0     52
- 61 173    8      961     121   110  0.0  0.6  0.5 29.0 52.6  0.0     0     48
- 62 170    4      911     110   109  0.0  0.9  0.5 33.5 33.3  0.0     0     48
- 63 167    8      656     109   109  0.0  0.8  0.5 21.9 44.7  0.0     0     52
- 64 164    8      934     117   105  0.0  0.8  0.5 15.5 50.0  0.0     0     52
- 65 161    8      972     125    95  0.0  0.8  0.5 24.4 50.0  0.0     0     50
- 66 158    8      894     125   101  0.0  0.9  0.5 27.2 35.9  0.0     0     52
- 67 155    8      798     146   129  0.0  1.0  0.5 22.8 58.7  0.0     0     52
- 68 153    8      901     183    92  0.0  1.1  0.5 23.6 34.5  0.0     0     52
- 69 150    8      977     197   103  0.0  1.4  0.5 23.6 36.8  0.0     0     52
- 70 147    8      905     262    93  0.0  1.5  0.5 20.3 63.4  0.0     0     52
- 71 145    8      995     148   122  0.0  1.9  0.5 20.9 35.3  0.0     0     52
- 72 142    8      934     230    99  0.0  1.6  0.5 20.0 65.9  0.0     0     52
- 73 140    8      862     173   100  0.0  1.8  0.5 26.8 46.8  0.0     0     52
- 74 137    8      924     139    90  0.0  1.7  0.5 16.8 42.5  0.0     0     52
- 75 135    8      888     168   113  0.0  1.6  0.5 22.9 40.4  0.0     0     52
- 76 133    8      712     212    84  0.0  1.6  0.5 13.4 46.9  0.0     0     52
- 77 130    8      868     210    91  0.0  1.7  0.5 17.7 51.2  0.0     0     52
- 78 128    8      952     307    92  0.0  1.9  0.5 19.7 44.9  0.0     0     50
- 79 126    8      801     157   107  0.0  2.2  0.5 15.8 39.0  0.0     0     52
- 80 123    8      849     147    93  0.0  2.1  0.5 15.6 51.4  0.0     0     52
- 81 121    8      799     154    86  0.0  1.9  0.5 12.2 50.0  0.0     0     52
- 82 119    8      941     213    82  0.0  1.8  0.5 19.5 41.2  0.0     0     50
- 83 117    8      751     268    94  0.0  2.0  0.5 20.8 42.6  0.0     0     50
- 84 115    8      828     198   102  0.0  2.2  0.5 15.5 59.5  0.0     0     52
- 85 113    8      898     266   123  0.0  2.2  0.5 13.2 85.2  0.0     0     52
- 86 111    8      943     190    93  0.0  2.4  0.5 19.5 45.1  0.0     0     52
- 87 109    8      864     183    65  0.0  2.4  0.5 14.9 31.8  0.0     0     52
- 88 107    8      793     203    93  0.0  2.4  0.5 11.8 35.3  0.0     0     52
- 89 105    8      752     162    74  1.2  2.4  0.5 13.1 21.4  0.0     0     52
- 90 103    8      801     149    77  0.0  2.3  0.5  9.7 58.3  0.0     0     52
- 91 102    8      901     230    99  0.0  2.2  0.5 16.0 25.5  0.0     0     52
- 92 100    8      826     201    87  0.0  2.4  0.5 12.8 45.7  0.0     0     52
- 93  98    8      810     196    83  0.0  2.5  0.5 14.0 24.4  0.0     0     52
- 94  96    8      857     209    68  1.0  2.5  0.5 11.5 27.0  5.1     0     52
- 95  95    8      771     174    91  0.0  2.6  0.5 10.5 26.5  0.0     0     52
- 96  93    8      955     210    59  0.0  2.6  0.5 10.0 36.7  0.7     0     52
- 97  91    8      833     206    53  0.0  2.7  0.5 10.2 19.4  1.4     0     52
- 98  90    8      888     229    86  0.0  2.8  0.5  8.1 36.0  0.0     0     52
- 99  88    8      794     186    91  1.0  2.9  0.5  8.3 25.0  0.5     0     52
-100  81    8      756     170    72  1.0  2.9  0.5  6.0 23.8  7.0     0     52
-101  74    8      791     176    67  0.0  2.9  0.5  4.4 58.3  4.0     0     52
-102  67    8      813     213    43  0.0  3.0  0.5  7.0 150.0  4.2     0     52
-103  62    8      779     245    39  0.0  3.1  0.5  3.2 16.7 13.0     0     52
-104  56    8      767     303    63  0.0  3.2  0.5  4.1 20.0  0.7     0     52
-105  52    8      757     270    57  0.0  3.5  0.5  6.4  3.7  0.5     0     52
-106  47    8      763     283    41  0.0  3.7  0.5  4.5  0.0  0.0     0     52
-107  43    8      768     283    36  0.0  3.7  0.5  2.9 18.2  3.6     0     52
-108  39    8      804     283    25  0.0  3.7  0.5  3.1  0.0  6.2     0     52
-109  36    8      781     283    24  0.0  3.7  0.5  3.6  6.7  6.7     0     52
-110  33    8      738     298    42  0.0  3.7  0.5  3.3 15.4  3.5     0     52
-111  30    8      761     298    36  0.0  3.7  0.5  2.2  0.0  4.3     0     52
-112  27    8      769     298    37  0.0  3.7  0.5  0.9  0.0  2.2     0     52
-113  25    8      745     298    31  0.0  3.7  0.5  1.5  0.0  6.6     0     52
-114  23    8      753     298    16  0.0  3.7  0.5  1.3  0.0  2.8     0     52
-115  21    8      745     298    11  0.0  3.7  0.5  1.5  0.0 14.0     0     52
-116  19    8      747     298    21  0.0  3.7  0.5  2.1  0.0  5.8     0     52
-117  13    8      737     298    12  0.0  3.7  0.5  1.0  0.0 10.0     0     52
-118   9    8      736     298     4  0.0  3.7  0.5  1.5  0.0 18.5     0     52
-119   0    8      739     298     0  0.0  3.7  0.5  1.8  0.0 18.0     0     52
-120   0    8      732     298     0  0.0  3.7  0.5  1.2  0.0 21.8     0     52
-121   0    8      732      19    -1 0.0  0.0  0.5  0.0 100.0 54.8
-
-Initial Wiring Cost: 645   Final Wiring Cost: 732
-############## Percent Wire Cost Reduction: -13
-
-
-Initial Wire Length: 645   Final Wire Length: 732
-************** Percent Wire Length Reduction: -13
-
-
-Initial Horiz. Wire: 216   Final Horiz. Wire: 147
-$$$$$$$$$$$ Percent H-Wire Length Reduction: 32
-
-
-Initial Vert. Wire: 429   Final Vert. Wire: 585
-@@@@@@@@@@@ Percent V-Wire Length Reduction: -36
-
-Before Feeds are Added:
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 82                   -20
-  2                 86                   -16
-
-LONGEST Block is:2   Its length is:86
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 86                   -16
-  2                 86                   -16
-
-LONGEST Block is:1   Its length is:86
-Added: 1  feed-through cells
-
-Removed the cell overlaps --- Will do neighbor interchanges only now
-
-TOTAL INTERCONNECT LENGTH: 994
-OVERLAP PENALTY: 0
-
-initialRowControl:   1.650
-finalRowControl:   0.300
-iter      T      Wire accept
- 122  0.001       976   16%
- 123  0.001       971    0%
- 124  0.001       971    0%
-Total Feed-Alignment Movement (Pass 1): 0
-Total Feed-Alignment Movement (Pass 2): 0
-Total Feed-Alignment Movement (Pass 3): 0
-Total Feed-Alignment Movement (Pass 4): 0
-Total Feed-Alignment Movement (Pass 5): 0
-Total Feed-Alignment Movement (Pass 6): 0
-Total Feed-Alignment Movement (Pass 7): 0
-Total Feed-Alignment Movement (Pass 8): 0
-
-The rand generator seed was at globroute() : 987654321
-
-
-Total Number of Net Segments: 9
-Number of Switchable Net Segments: 0
-
-Number of channels: 3
-
-
-
-THIS IS THE ORIGINAL NUMBER OF TRACKS: 5
-
-
-no. of accepted flips: 0
-no. of attempted flips: 0
-THIS IS THE NUMBER OF TRACKS: 5
-
-
-
-FINAL NUMBER OF ROUTING TRACKS: 5
-
-MAX OF CHANNEL:  1  is:   0
-MAX OF CHANNEL:  2  is:   4
-MAX OF CHANNEL:  3  is:   1
-FINAL TOTAL INTERCONNECT LENGTH: 978
-FINAL OVERLAP PENALTY: 0    FINAL VALUE OF TOTAL COST IS: 978
-MAX NUMBER OF ATTEMPTED FLIPS PER T:      55
-
-
-cost_scale_factor:3.90616
-
-Number of Feed Thrus: 0
-Number of Implicit Feed Thrus: 0
-
-Statistics:
-Number of Standard Cells: 10
-Number of Pads: 0 
-Number of Nets: 15 
-Number of Pins: 46 
-Usage statistics not available
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pin b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pin
deleted file mode 100644
index 62b922e4e..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pin
+++ /dev/null
@@ -1,17 +0,0 @@
-$COUNT_1/$AND2_1/$ND2_1$Z 1 $COUNT_1/$AND2_1/$ND2_1 00#Z 17 52 2 1 0
-$COUNT_1/$AND2_1/$ND2_1$Z 1 ACOUNT_1 00#A 15 26 2 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#K 25 78 3 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#J 23 78 3 -1 0
-B7 3 $COUNT_1/$AND2_2/$ND2_1 00#A 9 26 2 -1 0
-B7 3 ACOUNT_1 01#Z 17 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#K 25 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#J 23 26 2 -1 0
-B6 5 $COUNT_1/$AND2_3/$IV_1 01#Z 7 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$FJK3_1 01#Q 81 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$AND2_1/$ND2_1 00#B 19 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$FJK3_2 00#Q 81 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$AND2_2/$ND2_1 01#B 11 26 2 -1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$ND2_1 00#Z 5 52 2 1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$IV_1 00#A 5 26 2 -1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$ND2_1 00#Z 7 52 2 1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$IV_1 00#A 3 26 2 -1 0
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl1 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl1
deleted file mode 100644
index bdc569e39..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl1
+++ /dev/null
@@ -1,11 +0,0 @@
-$COUNT_1/$AND2_4/$IV_1 0 0  4 26  0 1
-$COUNT_1/$AND2_3/$IV_1 4 0  8 26  2 1
-$COUNT_1/$AND2_2/$ND2_1 8 0  14 26  0 1
-ACOUNT_1 14 0  18 26  2 1
-twfeed1 18 0  22 26  0 1
-$COUNT_1/$FJK3_1 22 0  86 26  0 1
-$COUNT_1/$AND2_3/$ND2_1 0 52  6 78  0 2
-$COUNT_1/$AND2_4/$ND2_1 6 52  12 78  2 2
-$COUNT_1/$AND2_2/$IV_1 12 52  16 78  2 2
-$COUNT_1/$AND2_1/$ND2_1 16 52  22 78  2 2
-$COUNT_1/$FJK3_2 22 52  86 78  0 2
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl2 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl2
deleted file mode 100644
index 6e2601e82..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.pl2
+++ /dev/null
@@ -1,2 +0,0 @@
-1 0 0  86 26  0 0
-2 0 52  86 78  0 0
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sav b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sav
deleted file mode 100644
index 04c8e9935..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sav
+++ /dev/null
@@ -1,18 +0,0 @@
-0.009592
-121
-0
-1
-0.000000
-0.500000
-3.906156
-1
-1 1 2 37 13
-2 2 0 34 65
-3 2 2 63 65
-4 1 0 59 13
-5 1 2 32 13
-6 2 0 23 65
-7 1 2 12 13
-8 2 0 6 65
-9 1 0 70 13
-10 2 0 70 65
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sv2 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sv2
deleted file mode 100644
index 9dd68ecdb..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.sv2
+++ /dev/null
@@ -1,19 +0,0 @@
-0.001000
-123
-0
-2
-0.000000
-0.500000
-3.906156
-1
-1 1 2 16 13
-2 2 2 19 65
-3 2 2 14 65
-4 1 0 11 13
-5 1 2 6 13
-6 2 0 3 65
-7 1 0 2 13
-8 2 2 9 65
-9 1 0 50 13
-10 2 0 54 65
-11 1 0 84 13
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.twf b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.twf
deleted file mode 100644
index a4c2eac35..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/smred.twf
+++ /dev/null
@@ -1,29 +0,0 @@
-net 1
-segment channel 2
- pin1 1  pin2 7 0 0
-net 2
-segment channel 3
-pin1 41  pin2 42 0 0
-segment channel 2
-pin1 12  pin2 3 0 0
-net 3
-segment channel 2
-pin1 35  pin2 36 0 0
-segment channel 2
-pin1 19  pin2 35 0 0
-net 4
-segment channel 2
- pin1 5  pin2 38 0 0
-net 5
-net 7
-segment channel 2
- pin1 14  pin2 43 0 0
-net 8
-segment channel 2
- pin1 23  pin2 17 0 0
-net 9
-net 11
-segment channel 2
- pin1 25  pin2 31 0 0
-net 14
-net 15
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index 8f24d441f..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.045952                       # Number of seconds simulated
-sim_ticks                                 45951567500                       # Number of ticks simulated
-final_tick                                45951567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                3055578                       # Simulator instruction rate (inst/s)
-host_op_rate                                  3055577                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1527789176                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 246136                       # Number of bytes of host memory used
-host_seconds                                    30.08                       # Real time elapsed on the host
-sim_insts                                    91903056                       # Number of instructions simulated
-sim_ops                                      91903056                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED  45951567500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst         367612356                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         108337521                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            475949877                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    367612356                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       367612356                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       30920974                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          30920974                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst           91903089                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           19996198                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             111899287                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data           6501103                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              6501103                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999995996                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2357645819                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10357641815                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999995996                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999995996                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           672903574                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              672903574                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999995996                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3030549393                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11030545389                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED  45951567500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     19996198                       # DTB read hits
-system.cpu.dtb.read_misses                         10                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 19996208                       # DTB read accesses
-system.cpu.dtb.write_hits                     6501103                       # DTB write hits
-system.cpu.dtb.write_misses                        23                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6501126                       # DTB write accesses
-system.cpu.dtb.data_hits                     26497301                       # DTB hits
-system.cpu.dtb.data_misses                         33                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 26497334                       # DTB accesses
-system.cpu.itb.fetch_hits                    91903089                       # ITB hits
-system.cpu.itb.fetch_misses                        47                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                91903136                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON     45951567500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                         91903136                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903056                       # Number of instructions committed
-system.cpu.committedOps                      91903056                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              79581109                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                6862064                       # Number of float alu accesses
-system.cpu.num_func_calls                     2059216                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      7465012                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     79581109                       # number of integer instructions
-system.cpu.num_fp_insts                       6862064                       # number of float instructions
-system.cpu.num_int_register_reads           115028592                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           62575473                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              6071661                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             5851888                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      26497334                       # number of memory refs
-system.cpu.num_load_insts                    19996208                       # Number of load instructions
-system.cpu.num_store_insts                    6501126                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                   91903136                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          10240685                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               7723353      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  51001454     55.49%     63.90% # Class of executed instruction
-system.cpu.op_class::IntMult                   458252      0.50%     64.40% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     64.40% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 2732553      2.97%     67.37% # Class of executed instruction
-system.cpu.op_class::FloatCmp                  104605      0.11%     67.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2333953      2.54%     70.02% # Class of executed instruction
-system.cpu.op_class::FloatMult                 296445      0.32%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatDiv                  754822      0.82%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                    318      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::MemRead                 19433628     21.15%     92.31% # Class of executed instruction
-system.cpu.op_class::MemWrite                 6424338      6.99%     99.30% # Class of executed instruction
-system.cpu.op_class::FloatMemRead              562580      0.61%     99.92% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite              76788      0.08%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91903089                       # Class of executed instruction
-system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED  45951567500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq           111899287                       # Transaction distribution
-system.membus.trans_dist::ReadResp          111899287                       # Transaction distribution
-system.membus.trans_dist::WriteReq            6501103                       # Transaction distribution
-system.membus.trans_dist::WriteResp           6501103                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    183806178                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     52994602                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              236800780                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    367612356                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    139258495                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               506870851                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples         118400390                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               118400390    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total           118400390                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index 5f464084f..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=twolf smred
-cwd=build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/twolf
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simerr b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simout b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index 833b11d37..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing/simerr
-gem5 Simulator System.  http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:28
-gem5 executing on e108600-lin, pid 4297
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/70.twolf/alpha/tru64/simple-timing
-
-Couldn't unlink  build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing/smred.sav
-Couldn't unlink  build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing/smred.sv2
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0.  Starting simulation...
-info: Increasing stack size by one page.
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-         Yale University
-  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
- 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
- 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
- 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
- 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
- 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
- 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
-106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
-122 123 124 Exiting @ tick 118762761500 because target called exit()
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.out b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.out
deleted file mode 100644
index 98777e0af..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.out
+++ /dev/null
@@ -1,276 +0,0 @@
-
-TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
-Standard Cell Placement and Global Routing Program
-Authors: Carl Sechen, Bill Swartz
-          Yale University
-
-
-NOTE: Restart file .rs2 not used
-
-TimberWolf will perform a global route step
-rowSep: 1.000000
-feedThruWidth: 4
-
-******************
-BLOCK DATA
-block:1 desire:85
-block:2 desire:85
-Total Desired Length: 170
-total cell length: 168
-total block length: 168
-block x-span:84  block y-span:78
-implicit feed thru range: -84
-Using default value of bin.penalty.control:1.000000
-numBins automatically set to:5
-binWidth = average_cell_width + 0 sigma= 17
-average_cell_width is:16
-standard deviation of cell length is:23.6305
-TimberWolfSC starting from the beginning
-
-
-
-THIS IS THE ROUTE COST OF THE ORIGINAL PLACEMENT: 645
-The number of nets with 1 pin is 4
-The number of nets with 2 pin is 9
-The number of nets with 3 pin is 0
-The number of nets with 4 pin is 2
-The number of nets with 5 pin is 0
-The number of nets with 6 pin is 0
-The number of nets with 7 pin is 0
-The number of nets with 8 pin is 0
-The number of nets with 9 pin is 0
-The number of nets with 10 pin or more is 0
-
-New Cost Function: Initial Horizontal Cost:242
-New Cost Function: FEEDS:0   MISSING_ROWS:-46
-
-bdxlen:86  bdylen:78
-l:0  t:78  r:86  b:0
-
-
-
-THIS IS THE ROUTE COST OF THE CURRENT PLACEMENT: 645
-
-
-
-THIS IS THE PENALTY OF THE CURRENT PLACEMENT: 44
-
-The rand generator seed was at utemp() : 1
-
-
-  tempfile[0][0] = 0.982500    tempfile[0][1] = 90.000000
-  tempfile[1][0] = 0.915000    tempfile[1][1] = 20.000000
-  tempfile[2][0] = 0.700000    tempfile[2][1] = 10.000000
-  tempfile[3][0] = 0.100000    tempfile[3][1] = 0.000000
-
-  I   T  fds     Wire Penalty P_lim Epct binC rowC  acc  s/p early  FDs    MRs
-  1 500    0      929     592   160 30.0  1.0  3.0 84.2 34.7  0.0     0     40
-  2 491    0      876     106   726  0.0  0.8  2.5 80.0 18.5  0.0     0     46
-  3 482    0      822     273   372  0.0  0.5  1.5 80.8 21.3  0.0     0     46
-  4 474    0      826      53   247  0.0  0.5  0.9 65.0 21.9  0.0     0     48
-  5 465    8      987      73   190  0.0  0.5  0.5 50.0 38.3  0.0     0     46
-  6 457    8      851      67   226  0.0  0.5  0.5 53.8 42.9  0.0     0     52
-  7 449    8     1067     108   190  0.0  0.5  0.5 46.2 53.8  0.0     0     50
-  8 441    8      918     106   171  0.0  0.5  0.5 47.1 40.4  0.0     0     48
-  9 434    8      812     101   197  0.0  0.5  0.5 53.6 21.0  0.0     0     48
- 10 426    8     1038     121   181  0.0  0.5  0.5 43.6 27.1  0.0     0     48
- 11 419    8      898      93   187  0.0  0.5  0.5 45.3 47.8  0.0     0     50
- 12 411    4      857      94   240  0.0  0.5  0.5 62.7 51.6  0.0     0     44
- 13 404    8     1043      88   185  0.0  0.5  0.5 54.0 52.8  0.0     0     50
- 14 397    8      767      94   154  0.0  0.5  0.5 33.8 35.0  0.0     0     50
- 15 390    8      862      89   183  0.0  0.5  0.5 55.6 29.0  0.0     0     46
- 16 383    4      798      79   173  0.0  0.5  0.5 57.5 35.3  0.0     0     52
- 17 376    8      827     100   152  0.0  0.5  0.5 35.3 81.8  0.0     0     50
- 18 370    8      878     101   208  0.0  0.5  0.5 44.7 46.2  0.0     0     48
- 19 363    4      921      67   167  0.0  0.5  0.5 57.1 34.7  0.0     0     48
- 20 357    8      933      93   154  0.0  0.5  0.5 46.5 43.6  0.0     0     52
- 21 351    8      930      89   147  0.0  0.5  0.5 39.4 36.5  0.0     0     52
- 22 345    8      951      79   142  0.0  0.5  0.5 32.8 51.3  0.0     0     50
- 23 339    8     1046      87   207  0.0  0.5  0.5 52.8 61.0  0.0     0     48
- 24 333    4      989      96   185  0.0  0.5  0.5 45.3 43.3  0.0     0     42
- 25 327    4      577      86   157  0.0  0.5  0.5 31.1 55.3  0.0     0     52
- 26 321    8      776      97   174  0.0  0.5  0.5 47.9 62.5  0.0     0     52
- 27 315    8      850      81   188  0.0  0.5  0.5 45.0 55.2  0.0     0     50
- 28 310    8      898      97   148  0.0  0.5  0.5 43.0 45.8  0.0     0     48
- 29 304    8      889      65   173  0.0  0.5  0.5 32.5 41.3  0.0     0     50
- 30 299    8      858      81   153  0.0  0.5  0.5 44.3 29.2  0.0     0     46
- 31 294    8      871      82   187  0.0  0.5  0.5 45.7 47.7  0.0     0     48
- 32 289    8      782     109   173  0.0  0.5  0.5 35.2 57.4  0.0     0     48
- 33 284    8      743      98   189  0.0  0.6  0.5 41.8 64.3  0.0     0     52
- 34 279    8      943      90   147  0.0  0.5  0.5 38.6 32.8  0.0     0     48
- 35 274    8      907      57   166  0.0  0.5  0.5 33.6 51.0  0.0     0     48
- 36 269    8      900      70   148  0.0  0.5  0.5 45.0 41.4  0.0     0     50
- 37 264    4      875     106   133  0.0  0.5  0.5 31.7 55.3  0.0     0     52
- 38 260    8     1023     145   149  0.0  0.6  0.5 28.7 65.0  0.0     0     52
- 39 255    8      801     151   173  0.0  0.9  0.5 41.7 41.2  0.0     0     48
- 40 251    8      741     104   159  0.0  0.8  0.5 36.3 47.5  0.0     0     48
- 41 246    8      828     108   149  0.0  0.5  0.5 34.6 50.9  0.0     0     50
- 42 242    8      947     128   132  0.0  0.7  0.5 34.2 39.0  0.0     0     50
- 43 238    8      917     101   142  0.0  0.8  0.5 34.4 50.9  0.0     0     48
- 44 234    8      761      86   129  0.0  0.5  0.5 42.0 36.4  0.0     0     52
- 45 229    8      979     106   137  0.0  0.5  0.5 29.2 55.3  0.0     0     50
- 46 225    8      806      74   130  0.0  0.7  0.5 33.1 65.4  0.0     0     52
- 47 221    8      971     125   114  0.0  0.5  0.5 31.9 45.6  0.0     0     52
- 48 218    8      869     125   104  0.0  0.9  0.5 30.0 56.0  0.0     0     48
- 49 214    8      999     153   140  0.0  0.8  0.5 30.4 46.4  0.0     0     52
- 50 210    8      798     192   139  0.0  1.0  0.5 28.9 50.0  0.0     0     52
- 51 206    8      860     125   157  0.0  1.2  0.5 31.5 26.9  0.0     0     52
- 52 203    8      893     186   127  5.9  0.9  0.5 26.4 42.3  0.0     0     46
- 53 199    8      863     126   141  0.0  1.2  0.5 32.5 44.4  0.0     0     44
- 54 196    8      788      97   133  0.0  0.9  0.5 37.5 40.0  0.0     0     50
- 55 192    8      926     119   116  0.0  0.6  0.5 26.1 55.3  0.0     0     52
- 56 189    8      789     162   107  0.0  0.8  0.5 25.2 40.4  0.0     0     48
- 57 186    8      878     107   128  0.0  1.1  0.5 23.1 34.0  0.0     0     52
- 58 182    8      775     105   122  0.0  0.8  0.5 25.5 57.4  0.0     0     50
- 59 179    8      747      94   129  0.0  0.7  0.5 34.3 37.3  0.0     0     50
- 60 176    8      845      96   138  0.0  0.6  0.5 28.3 41.7  0.0     0     52
- 61 173    8      961     121   110  0.0  0.6  0.5 29.0 52.6  0.0     0     48
- 62 170    4      911     110   109  0.0  0.9  0.5 33.5 33.3  0.0     0     48
- 63 167    8      656     109   109  0.0  0.8  0.5 21.9 44.7  0.0     0     52
- 64 164    8      934     117   105  0.0  0.8  0.5 15.5 50.0  0.0     0     52
- 65 161    8      972     125    95  0.0  0.8  0.5 24.4 50.0  0.0     0     50
- 66 158    8      894     125   101  0.0  0.9  0.5 27.2 35.9  0.0     0     52
- 67 155    8      798     146   129  0.0  1.0  0.5 22.8 58.7  0.0     0     52
- 68 153    8      901     183    92  0.0  1.1  0.5 23.6 34.5  0.0     0     52
- 69 150    8      977     197   103  0.0  1.4  0.5 23.6 36.8  0.0     0     52
- 70 147    8      905     262    93  0.0  1.5  0.5 20.3 63.4  0.0     0     52
- 71 145    8      995     148   122  0.0  1.9  0.5 20.9 35.3  0.0     0     52
- 72 142    8      934     230    99  0.0  1.6  0.5 20.0 65.9  0.0     0     52
- 73 140    8      862     173   100  0.0  1.8  0.5 26.8 46.8  0.0     0     52
- 74 137    8      924     139    90  0.0  1.7  0.5 16.8 42.5  0.0     0     52
- 75 135    8      888     168   113  0.0  1.6  0.5 22.9 40.4  0.0     0     52
- 76 133    8      712     212    84  0.0  1.6  0.5 13.4 46.9  0.0     0     52
- 77 130    8      868     210    91  0.0  1.7  0.5 17.7 51.2  0.0     0     52
- 78 128    8      952     307    92  0.0  1.9  0.5 19.7 44.9  0.0     0     50
- 79 126    8      801     157   107  0.0  2.2  0.5 15.8 39.0  0.0     0     52
- 80 123    8      849     147    93  0.0  2.1  0.5 15.6 51.4  0.0     0     52
- 81 121    8      799     154    86  0.0  1.9  0.5 12.2 50.0  0.0     0     52
- 82 119    8      941     213    82  0.0  1.8  0.5 19.5 41.2  0.0     0     50
- 83 117    8      751     268    94  0.0  2.0  0.5 20.8 42.6  0.0     0     50
- 84 115    8      828     198   102  0.0  2.2  0.5 15.5 59.5  0.0     0     52
- 85 113    8      898     266   123  0.0  2.2  0.5 13.2 85.2  0.0     0     52
- 86 111    8      943     190    93  0.0  2.4  0.5 19.5 45.1  0.0     0     52
- 87 109    8      864     183    65  0.0  2.4  0.5 14.9 31.8  0.0     0     52
- 88 107    8      793     203    93  0.0  2.4  0.5 11.8 35.3  0.0     0     52
- 89 105    8      752     162    74  1.2  2.4  0.5 13.1 21.4  0.0     0     52
- 90 103    8      801     149    77  0.0  2.3  0.5  9.7 58.3  0.0     0     52
- 91 102    8      901     230    99  0.0  2.2  0.5 16.0 25.5  0.0     0     52
- 92 100    8      826     201    87  0.0  2.4  0.5 12.8 45.7  0.0     0     52
- 93  98    8      810     196    83  0.0  2.5  0.5 14.0 24.4  0.0     0     52
- 94  96    8      857     209    68  1.0  2.5  0.5 11.5 27.0  5.1     0     52
- 95  95    8      771     174    91  0.0  2.6  0.5 10.5 26.5  0.0     0     52
- 96  93    8      955     210    59  0.0  2.6  0.5 10.0 36.7  0.7     0     52
- 97  91    8      833     206    53  0.0  2.7  0.5 10.2 19.4  1.4     0     52
- 98  90    8      888     229    86  0.0  2.8  0.5  8.1 36.0  0.0     0     52
- 99  88    8      794     186    91  1.0  2.9  0.5  8.3 25.0  0.5     0     52
-100  81    8      756     170    72  1.0  2.9  0.5  6.0 23.8  7.0     0     52
-101  74    8      791     176    67  0.0  2.9  0.5  4.4 58.3  4.0     0     52
-102  67    8      813     213    43  0.0  3.0  0.5  7.0 150.0  4.2     0     52
-103  62    8      779     245    39  0.0  3.1  0.5  3.2 16.7 13.0     0     52
-104  56    8      767     303    63  0.0  3.2  0.5  4.1 20.0  0.7     0     52
-105  52    8      757     270    57  0.0  3.5  0.5  6.4  3.7  0.5     0     52
-106  47    8      763     283    41  0.0  3.7  0.5  4.5  0.0  0.0     0     52
-107  43    8      768     283    36  0.0  3.7  0.5  2.9 18.2  3.6     0     52
-108  39    8      804     283    25  0.0  3.7  0.5  3.1  0.0  6.2     0     52
-109  36    8      781     283    24  0.0  3.7  0.5  3.6  6.7  6.7     0     52
-110  33    8      738     298    42  0.0  3.7  0.5  3.3 15.4  3.5     0     52
-111  30    8      761     298    36  0.0  3.7  0.5  2.2  0.0  4.3     0     52
-112  27    8      769     298    37  0.0  3.7  0.5  0.9  0.0  2.2     0     52
-113  25    8      745     298    31  0.0  3.7  0.5  1.5  0.0  6.6     0     52
-114  23    8      753     298    16  0.0  3.7  0.5  1.3  0.0  2.8     0     52
-115  21    8      745     298    11  0.0  3.7  0.5  1.5  0.0 14.0     0     52
-116  19    8      747     298    21  0.0  3.7  0.5  2.1  0.0  5.8     0     52
-117  13    8      737     298    12  0.0  3.7  0.5  1.0  0.0 10.0     0     52
-118   9    8      736     298     4  0.0  3.7  0.5  1.5  0.0 18.5     0     52
-119   0    8      739     298     0  0.0  3.7  0.5  1.8  0.0 18.0     0     52
-120   0    8      732     298     0  0.0  3.7  0.5  1.2  0.0 21.8     0     52
-121   0    8      732      19    -1 0.0  0.0  0.5  0.0 100.0 54.8
-
-Initial Wiring Cost: 645   Final Wiring Cost: 732
-############## Percent Wire Cost Reduction: -13
-
-
-Initial Wire Length: 645   Final Wire Length: 732
-************** Percent Wire Length Reduction: -13
-
-
-Initial Horiz. Wire: 216   Final Horiz. Wire: 147
-$$$$$$$$$$$ Percent H-Wire Length Reduction: 32
-
-
-Initial Vert. Wire: 429   Final Vert. Wire: 585
-@@@@@@@@@@@ Percent V-Wire Length Reduction: -36
-
-Before Feeds are Added:
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 82                   -20
-  2                 86                   -16
-
-LONGEST Block is:2   Its length is:86
-BLOCK      TOTAL CELL LENGTHS      OVER/UNDER TARGET
-  1                 86                   -16
-  2                 86                   -16
-
-LONGEST Block is:1   Its length is:86
-Added: 1  feed-through cells
-
-Removed the cell overlaps --- Will do neighbor interchanges only now
-
-TOTAL INTERCONNECT LENGTH: 994
-OVERLAP PENALTY: 0
-
-initialRowControl:   1.650
-finalRowControl:   0.300
-iter      T      Wire accept
- 122  0.001       976   16%
- 123  0.001       971    0%
- 124  0.001       971    0%
-Total Feed-Alignment Movement (Pass 1): 0
-Total Feed-Alignment Movement (Pass 2): 0
-Total Feed-Alignment Movement (Pass 3): 0
-Total Feed-Alignment Movement (Pass 4): 0
-Total Feed-Alignment Movement (Pass 5): 0
-Total Feed-Alignment Movement (Pass 6): 0
-Total Feed-Alignment Movement (Pass 7): 0
-Total Feed-Alignment Movement (Pass 8): 0
-
-The rand generator seed was at globroute() : 987654321
-
-
-Total Number of Net Segments: 9
-Number of Switchable Net Segments: 0
-
-Number of channels: 3
-
-
-
-THIS IS THE ORIGINAL NUMBER OF TRACKS: 5
-
-
-no. of accepted flips: 0
-no. of attempted flips: 0
-THIS IS THE NUMBER OF TRACKS: 5
-
-
-
-FINAL NUMBER OF ROUTING TRACKS: 5
-
-MAX OF CHANNEL:  1  is:   0
-MAX OF CHANNEL:  2  is:   4
-MAX OF CHANNEL:  3  is:   1
-FINAL TOTAL INTERCONNECT LENGTH: 978
-FINAL OVERLAP PENALTY: 0    FINAL VALUE OF TOTAL COST IS: 978
-MAX NUMBER OF ATTEMPTED FLIPS PER T:      55
-
-
-cost_scale_factor:3.90616
-
-Number of Feed Thrus: 0
-Number of Implicit Feed Thrus: 0
-
-Statistics:
-Number of Standard Cells: 10
-Number of Pads: 0 
-Number of Nets: 15 
-Number of Pins: 46 
-Usage statistics not available
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pin b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pin
deleted file mode 100644
index 62b922e4e..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pin
+++ /dev/null
@@ -1,17 +0,0 @@
-$COUNT_1/$AND2_1/$ND2_1$Z 1 $COUNT_1/$AND2_1/$ND2_1 00#Z 17 52 2 1 0
-$COUNT_1/$AND2_1/$ND2_1$Z 1 ACOUNT_1 00#A 15 26 2 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#K 25 78 3 -1 0
-B7 2 $COUNT_1/$FJK3_2 00#J 23 78 3 -1 0
-B7 3 $COUNT_1/$AND2_2/$ND2_1 00#A 9 26 2 -1 0
-B7 3 ACOUNT_1 01#Z 17 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#K 25 26 2 -1 0
-B6 5 $COUNT_1/$FJK3_1 00#J 23 26 2 -1 0
-B6 5 $COUNT_1/$AND2_3/$IV_1 01#Z 7 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$FJK3_1 01#Q 81 26 2 -1 0
-$COUNT_1/$FJK3_1$Q 6 $COUNT_1/$AND2_1/$ND2_1 00#B 19 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$FJK3_2 00#Q 81 52 2 1 0
-$COUNT_1/$FJK3_2$Q 7 $COUNT_1/$AND2_2/$ND2_1 01#B 11 26 2 -1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$ND2_1 00#Z 5 52 2 1 0
-$COUNT_1/$AND2_3/$ND2_1$Z 8 $COUNT_1/$AND2_3/$IV_1 00#A 5 26 2 -1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$ND2_1 00#Z 7 52 2 1 0
-$COUNT_1/$AND2_4/$ND2_1$Z 9 $COUNT_1/$AND2_4/$IV_1 00#A 3 26 2 -1 0
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl1 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl1
deleted file mode 100644
index bdc569e39..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl1
+++ /dev/null
@@ -1,11 +0,0 @@
-$COUNT_1/$AND2_4/$IV_1 0 0  4 26  0 1
-$COUNT_1/$AND2_3/$IV_1 4 0  8 26  2 1
-$COUNT_1/$AND2_2/$ND2_1 8 0  14 26  0 1
-ACOUNT_1 14 0  18 26  2 1
-twfeed1 18 0  22 26  0 1
-$COUNT_1/$FJK3_1 22 0  86 26  0 1
-$COUNT_1/$AND2_3/$ND2_1 0 52  6 78  0 2
-$COUNT_1/$AND2_4/$ND2_1 6 52  12 78  2 2
-$COUNT_1/$AND2_2/$IV_1 12 52  16 78  2 2
-$COUNT_1/$AND2_1/$ND2_1 16 52  22 78  2 2
-$COUNT_1/$FJK3_2 22 52  86 78  0 2
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl2 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl2
deleted file mode 100644
index 6e2601e82..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.pl2
+++ /dev/null
@@ -1,2 +0,0 @@
-1 0 0  86 26  0 0
-2 0 52  86 78  0 0
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sav b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sav
deleted file mode 100644
index 04c8e9935..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sav
+++ /dev/null
@@ -1,18 +0,0 @@
-0.009592
-121
-0
-1
-0.000000
-0.500000
-3.906156
-1
-1 1 2 37 13
-2 2 0 34 65
-3 2 2 63 65
-4 1 0 59 13
-5 1 2 32 13
-6 2 0 23 65
-7 1 2 12 13
-8 2 0 6 65
-9 1 0 70 13
-10 2 0 70 65
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sv2 b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sv2
deleted file mode 100644
index 9dd68ecdb..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.sv2
+++ /dev/null
@@ -1,19 +0,0 @@
-0.001000
-123
-0
-2
-0.000000
-0.500000
-3.906156
-1
-1 1 2 16 13
-2 2 2 19 65
-3 2 2 14 65
-4 1 0 11 13
-5 1 2 6 13
-6 2 0 3 65
-7 1 0 2 13
-8 2 2 9 65
-9 1 0 50 13
-10 2 0 54 65
-11 1 0 84 13
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.twf b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.twf
deleted file mode 100644
index a4c2eac35..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/smred.twf
+++ /dev/null
@@ -1,29 +0,0 @@
-net 1
-segment channel 2
- pin1 1  pin2 7 0 0
-net 2
-segment channel 3
-pin1 41  pin2 42 0 0
-segment channel 2
-pin1 12  pin2 3 0 0
-net 3
-segment channel 2
-pin1 35  pin2 36 0 0
-segment channel 2
-pin1 19  pin2 35 0 0
-net 4
-segment channel 2
- pin1 5  pin2 38 0 0
-net 5
-net 7
-segment channel 2
- pin1 14  pin2 43 0 0
-net 8
-segment channel 2
- pin1 23  pin2 17 0 0
-net 9
-net 11
-segment channel 2
- pin1 25  pin2 31 0 0
-net 14
-net 15
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index 9a7bbe1ce..000000000
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,555 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.118768                       # Number of seconds simulated
-sim_ticks                                118767526500                       # Number of ticks simulated
-final_tick                               118767526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2099166                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2099165                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2712778064                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 256380                       # Number of bytes of host memory used
-host_seconds                                    43.78                       # Real time elapsed on the host
-sim_insts                                    91903056                       # Number of instructions simulated
-sim_ops                                      91903056                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst            167744                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            137216                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               304960                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       167744                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          167744                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               2621                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2144                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  4765                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1412373                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1155333                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2567705                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1412373                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1412373                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1412373                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1155333                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2567705                       # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     19996198                       # DTB read hits
-system.cpu.dtb.read_misses                         10                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 19996208                       # DTB read accesses
-system.cpu.dtb.write_hits                     6501103                       # DTB write hits
-system.cpu.dtb.write_misses                        23                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6501126                       # DTB write accesses
-system.cpu.dtb.data_hits                     26497301                       # DTB hits
-system.cpu.dtb.data_misses                         33                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 26497334                       # DTB accesses
-system.cpu.itb.fetch_hits                    91903090                       # ITB hits
-system.cpu.itb.fetch_misses                        47                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                91903137                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON    118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.numCycles                        237535053                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903056                       # Number of instructions committed
-system.cpu.committedOps                      91903056                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              79581109                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                6862064                       # Number of float alu accesses
-system.cpu.num_func_calls                     2059216                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      7465012                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     79581109                       # number of integer instructions
-system.cpu.num_fp_insts                       6862064                       # number of float instructions
-system.cpu.num_int_register_reads           115028592                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           62575473                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              6071661                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             5851888                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      26497334                       # number of memory refs
-system.cpu.num_load_insts                    19996208                       # Number of load instructions
-system.cpu.num_store_insts                    6501126                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  237535053                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          10240685                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               7723353      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  51001454     55.49%     63.90% # Class of executed instruction
-system.cpu.op_class::IntMult                   458252      0.50%     64.40% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     64.40% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 2732553      2.97%     67.37% # Class of executed instruction
-system.cpu.op_class::FloatCmp                  104605      0.11%     67.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2333953      2.54%     70.02% # Class of executed instruction
-system.cpu.op_class::FloatMult                 296445      0.32%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc                   0      0.00%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatDiv                  754822      0.82%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatMisc                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                    318      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::MemRead                 19433628     21.15%     92.31% # Class of executed instruction
-system.cpu.op_class::MemWrite                 6424338      6.99%     99.30% # Class of executed instruction
-system.cpu.op_class::FloatMemRead              562580      0.61%     99.92% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite              76788      0.08%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91903089                       # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements               157                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1441.932454                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26495078                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2223                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          11918.613585                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1441.932454                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.352034                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.352034                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2066                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1372                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.504395                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          52996825                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         52996825                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data     19995723                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        19995723                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6499355                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6499355                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      26495078                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26495078                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26495078                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26495078                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          475                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           475                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1748                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1748                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         2223                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           2223                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         2223                       # number of overall misses
-system.cpu.dcache.overall_misses::total          2223                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     27278500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     27278500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    108825000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    108825000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    136103500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    136103500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    136103500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    136103500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     19996198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     19996198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     26497301                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     26497301                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     26497301                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     26497301                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000269                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000269                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000084                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000084                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57428.421053                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 57428.421053                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62256.864989                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 62256.864989                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 61225.146199                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 61225.146199                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 61225.146199                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 61225.146199                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          107                       # number of writebacks
-system.cpu.dcache.writebacks::total               107                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          475                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1748                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1748                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2223                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2223                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2223                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2223                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     26803500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     26803500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    107077000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    107077000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    133880500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    133880500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    133880500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    133880500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000269                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56428.421053                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56428.421053                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61256.864989                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61256.864989                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60225.146199                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 60225.146199                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60225.146199                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 60225.146199                       # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements              6681                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1417.939126                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            91894580                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              8510                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          10798.423032                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1417.939126                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.692353                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.692353                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1829                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          585                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          953                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.893066                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         183814690                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        183814690                       # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst     91894580                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        91894580                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      91894580                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         91894580                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     91894580                       # number of overall hits
-system.cpu.icache.overall_hits::total        91894580                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         8510                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          8510                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         8510                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           8510                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         8510                       # number of overall misses
-system.cpu.icache.overall_misses::total          8510                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    241766000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    241766000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    241766000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    241766000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    241766000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    241766000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     91903090                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     91903090                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     91903090                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     91903090                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     91903090                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     91903090                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000093                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000093                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000093                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28409.635723                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 28409.635723                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 28409.635723                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 28409.635723                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 28409.635723                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 28409.635723                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         6681                       # number of writebacks
-system.cpu.icache.writebacks::total              6681                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8510                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         8510                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         8510                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         8510                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         8510                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         8510                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    233256000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    233256000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    233256000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    233256000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    233256000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    233256000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27409.635723                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27409.635723                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27409.635723                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 27409.635723                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27409.635723                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 27409.635723                       # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         3172.251150                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              12806                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4765                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             2.687513                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1704.876553                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1467.374597                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.052029                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.044781                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.096809                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4765                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1127                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3196                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.145416                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           145333                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          145333                       # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         6681                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         6681                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         5889                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         5889                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         5889                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           79                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            5968                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         5889                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           79                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           5968                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1722                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1722                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2621                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2621                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          422                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          422                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2621                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2144                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          4765                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2621                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2144                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         4765                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    104182000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    104182000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    158585000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    158585000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     25532500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     25532500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    158585000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    129714500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    288299500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    158585000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    129714500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    288299500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         6681                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         6681                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1748                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1748                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         8510                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         8510                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          475                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          475                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         8510                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2223                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        10733                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         8510                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2223                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        10733                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.985126                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.985126                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.307991                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.307991                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.888421                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.888421                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.307991                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964462                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.443958                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.307991                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964462                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.443958                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500.580720                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500.580720                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60505.532240                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60505.532240                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60503.554502                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60503.554502                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60505.532240                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60501.166045                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60503.567681                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60505.532240                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60501.166045                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60503.567681                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1722                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1722                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2621                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2621                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          422                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          422                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2621                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2144                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         4765                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2621                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2144                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         4765                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     86962000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     86962000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    132375000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    132375000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     21312500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     21312500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    132375000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    108274500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    240649500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    132375000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    108274500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    240649500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985126                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.985126                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.307991                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.888421                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.888421                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964462                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.443958                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964462                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.443958                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500.580720                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500.580720                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50505.532240                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50505.532240                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50503.554502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50503.554502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50505.532240                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50501.166045                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50503.567681                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50505.532240                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50501.166045                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50503.567681                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        17571                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         6838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp          8985                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          107                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         6681                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1748                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1748                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         8510                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          475                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        23701                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4603                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             28304                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       972224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       149120                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1121344                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples        10733                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              10733    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          10733                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       15573500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      12765000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3334500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.snoop_filter.tot_requests          4765                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 118767526500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               3043                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1722                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1722                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3043                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         9530                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   9530                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       304960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  304960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              4765                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    4765    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                4765                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             4782000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           23825000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/test-progs/hello/bin/alpha/tru64/hello b/tests/test-progs/hello/bin/alpha/tru64/hello
deleted file mode 100755
index 59c0d195ce31b74d12de45a84a6e02d2b98d0757..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 312176
zcmeFacR&+M*FQcR0!ct1V8PBJAXb{vtf2|9M!|X&Ly3YSAVskUMI~1B+O9Py*b6H5
zhMickmuo@AepT${s`;MTnNj4?_daj=z5o2)-F$L(X3m^Bb7tnuOp@J9;4Dy2N3$SQ
zXoB#O4NxHovfwODtZ)QR;*lN)5X$dJs5}$#9JypvA%yivphkMQKO=mushadu;Ai<5
zP0AJtQXu?`gF`%|xW*;K;r!YvCPI0Py3<?`rdK~DTGs&}0Fv@)enwe-2>&!AjpSTo
zB2yztfYcL_dKONl9L!GtB85W=h;vOQ0`xJ&9^a^xWPtE54zMb`T$7^{6H-!<y9vq9
zXcAQl!oN5mGvY<A@o|FwiXkLFqs7%oHVFSmhuAfR=nwT3>d&YOi-)6d-LDh?254f}
zl&F*x;FC`$`5D#H{DP35z5#<6@{{Z+dj`qRC?E0DOywduq=k@cbmEX9ngra1emF{M
zkzn>JDCC!ioODu1S2S>J=+rGRY(QMRrUf6Joa*kH(qtI##5;A<42w&NOH63Nd$@YI
zdV0HhLTrPe;J}8wQ&40oaC`Xq`M9|^cXMyXdwRC;^lH)Eop<_0nbjd4cMYDR0S)8+
zDhDViR5Yvx$^*0%dZ0X@5TF1cFe8Qn11_~dwLlTB89<AH!?+nSub9G=hRuLtUaS;`
zISp3=ig~e87*%NaR~3L{V6?HZwXIya3LI78s0N1}J*v~A20dz4IBHcq1cB)EDRPid
z**NNcJ}?Tk>rc{td{2!_;lqOiP)K}YRAf9KpBOz@V1RZ@jZM}>#-#Adgj7v(LS(!U
zAFd4Jhopfs<DFx01P;T<jG;k@;nAH<do2a#f9s9s{xkf{k22Bj?g+Vi06YQB0L=kj
z0B?W~z!%_$kO%O20G|i&c>tdW@Oc2A2k?0Sp9k=H0G}uDc><p&@Oc8CC-8X!pC|Bn
z0-q=Fc>-TE;A;ka&48~N@HGRzX291B_?iJ<GvI3me9eKcIq)?HzUIK!9Qc|8UvuDV
z4t&jluQ~8}0iPG}c>$jn@Oc5B7w~xjpBM0X0iPG}c>|v}@OcBDH}H7_pEvM%1D`kW
zc>|v}@c96r5AgW_pAYc)0G|)=`2e2}@c96r5AgW{pD*zF0-rDN`2wFW@c9CtFYx&S
zpD*zF0iPf6`2n9F@c99sAMp7BpC9n~0iPf6;eLqQ#^TC~q}JwFR+Np0`7{HeBtSNx
z5Ksn?L%cg638w?fv=9gJ#T6)y`*(nT!l$LO{+;}|e9Vu_XTbS>CPPno%a_Tn%k$&w
z>@iR`it^Vu?pNW8@tF6&i+_??F&&5T(I6o$KE5Hem4|1u=3d@DzJC4zfkDCTNNV}`
z$f)QT&46$5y~ve&I-!ke0#9jEpu7^+Bb^XZL*KzPzXhfE`rm-M{lD^+HUHPRU&$&A
zMW_V&GcG?H`YtOU$5qTz0)3wc+1cgfmr?!mVLUK?T)t2*;1}uzRFI2lIcUpWmygHS
zLcJ=a3-ziHS1}(8|EylwkXNV|m7${ahkDUCp<ehJ*9)iufXi3A!Pxi-^sWf~JNQ}N
zigDO>I1bwmQ*676JlJ*><5(Emj$Jc~b!XTAME@h(vAo!J_`1C9SQ@q+zQ(r0l-aJZ
zDfl_C6Gm~lYaB*2o~7$)dVV>+l5*FK@4rI%3T0K4Q868d%O5|k|5Bo3N5pC3V}8B{
z^l0YVyy6<r)7{-27JzP^zPyJ|3wQ4p&0(2Xu7Drq5Abf@e?UrVWa`fg@N{ifQ9i6O
z{oLF=-8?|PZwpWF7M>nI$j3!hqrgiyWoP2bI!AU6!)ZXfV#*G@e!|xrKm@?cLoom^
z3-OXr0>H~b82~Q{EdW@qCBO<`4UhwD0Jeb2fGU8h0IY`{pgN!ipe6t>$7=)X0O|tl
z0X)C~P!He;!1i(m)Caf#8UPvs8Ue7MZ32Mqg1Z%hE{I_2M$lyuxHSab62WjlFm)rC
zx)Ds>2!<L0_lIDpp_YJFfYyLEfVKbyz#k9*2m}NHf&tiaApmfr2)aFjp@%vEIs!TY
zIs>`@Q~+$$ZUAiLa6orJ4?s^qFF<cVAHZ*bzJPuJytToLRyE*%tNc+=)@T5p{>B2v
z0knV&z<9s}Kqg=!U=m<5APb-aOaV*<Oan{@%mB;;WCLaaW&?f)%mK^=%md5^ECBog
zSO{1ISPWPKSPEDM&;xP+%K<9@xqv*tO28_>YQP%6TEIHMdcX$2M!+UOK43Fo3t%gt
z0I&_P9k2ti6R-=g8?Xnk7qAboA8-Ir2sj8h1UL*h0yqjd1~?8V0vG@%04D*b0H*<G
z0A~TkfOCNJfD3?&fJ=bOfGdEjfNOy3fIk5@05<`*0Ji}pfIEP@fO~*az<t02z(c?z
zz+=D@z*E3qfM<Z`fER!=z)Qd@z-z!8z+1pOz<a<4z(>F*z~6w+fG>cr03)FM@qhk+
z_=89=N)#X(5ChNv1^@;EVgYf0L4d)4c)$=q0w58P1Q-fP2BZK|0cn6?fZ>32zzD!d
zz;A%QfPR1oK!1Q5@V{05C@5<*U<_a^U>raT$N-E7OaNp8CITh_CIhknI=~dbRKPUA
zbifS2Oh7hZ7GO5ucfcILT);fQe82+0AAp5`MS#VCC4i-XWdJ=O2e2Hl0+0*H1FQtB
z0;~qC0jveA1FQ#Z0Bi(o0^|cW1GWIR0tx`z0NVjO06PJ@0J{Nu0DA%Z0Q&(40EK{q
zfJ1=8fFppTfMbB;fFghaZ~|}=a0+l5a0YM|Pz*Q+I1ji0xCpoexD2=gxC*!ixDNOe
za074?a0_r7Py)CExC^)kC<WXHJODfdJOVrhJOMlf`~`Rhcn)|0C<D9%yaK!iyaBug
zyaT)kd;oj|d;<Ip_zd_0_zExrDjrgZ_$O2n0Z&Ez8~Of8E>6z`xq9xujx8YM-@$)W
z#)?YN7k>sZ#QzWCS32B-I{Xx1AKXX&r%<tcZ2$i|{?7u;0+I0vX+t0o8J`pz2{bA`
zGGQ>#=!Dedc%U(H1BLH#1|~-)#X>kfakwTKXi{>V@Zo$?T0(Rxgj13tqcuR&l9Gh<
zbeho>;{G>}u(SlBxK4?LhNoezVBM~X5oma9nn2qn#|bnn5^E3Z{IrCa$Pus)fX{|8
zg?#W0$_NB}Lb!b-k=ITWCGdBO#8!ZHeiEUba3(m~)AHM=Ve3J9+CYJZX_5rmMX(m^
zH4=vj;UG=4KtX<5Wbz0Ea-*@GL2ewDP)@E;5s)hs1ai~h>m>y85~IN4{+$FdNJS|L
z{pa5!ejCxdpKBu&@moS?Oh;%^T8wDX8zm&RNNCZS?9u-7QvW$eMg9N(+K#RjOjXhT
z6_WqcLDsIUotXe-SQlSkFTbW9G{Sj^n{$ktGwIY2=N#I?xl;@0Fvjm3$va2!&KjO2
z@Xoz)nzNGd@y?{b!?;TzBZ=gM@s}(NEGh`bUmASX`mG!oU&+EiVCkBqRLv0F!^r{T
zrhE{=`1v9HOTGS~KL6W#{)@dU*o{{AA3yJ5d=;pcg<+Y653TSHZz9yAJ3h#J_wKM1
z!-rOQhc^@W)(0O8{~(76TDKOCMvUJCwV&;zobB{GeuI|@$@ne57!?hzeSB!`Isp6<
zBSBIPCQpp2_e(t&Y)9VvrHY9@RhfJ-YPGp?%gvRm0Psr;Jqil4W#x&HtqnfNyNwMj
z)$pMe-r>y@$*u8m_YOHsQK|2Yd%jjoA5(Ny6%jbXa^Iv^HBSs~u*sBs6IqGrXNr!v
zS32xosm7$p>iA`frn&BZwA_N}Yl>z~Y!c&OVF;+UB^$0xiG9qO{-*Ssq^cW3?u@Lm
zF~k%ty{cPsRmSRLiWU?{1dNjH&wOWly+f><DH3WXWA!sdZKmhnxFD?+xoefpyiqkx
zkuD1kDXXt3k~w6`1Ee+qQh}P1ihrxW8IszME;}gU@f%#3p{&VpNSHm$&@h!GO(m&&
z(Z3FUnW1FdP7-DxGnD8a+~%oS)sO3Ib)0o}w;76WuqkJ+8MBue8kB7omu*%n*S{uy
znW2FL;4owMGeeSx(MfI0YAl|4@MHDGGtE#Gwxb!drx^<9Uu^frbgaKX#+adYcF-YA
znSISr-+a^G@=fjH4_3o3GbC8rl-b)19W6DFN;Zv7HucywenDR|(tk{u{msy!lMU1T
zOef3_D@!(y=xl~2J?*-)t|@B|Gh}9pj{tvin4vCz9qIg+n6-}?x_zR}<cs34%F}ji
zIqTqMhC0T&<?Iu)_A*1JBih4{4=R^7^j~UQ+R%)Q2Qh0uGZdO+e{hU=toXgnjgTaJ
zGqkK-ujg@M)}FwBbN=xj;&#PJ-QM5dT-6K(2f-m`?Q4d7UWE1a6x*y{ar*Bn^DCL5
ziO|{(V%FYZKe^anF1EpM@G`5={t~1pGih69!hguH$1e%Wv~KgE#Dw(+39=jORsXz6
zPVz8|12ro@mY^et;V@zSLxMc6Se@Et61lO?g29pp*CnXs>Ip4Yo3Q>OL8<&X^F=0=
zH{|<e$4)#gL4Gj2W|*-41L35S!VD9!#HzM0TuG4cf_lr+Ojv)CAn_9K;y9Dqj|wt6
z*LqYSLEdw&s3J^Q|B|3imVea=GpTj8<w~=6GuB9uSLlT1p(d=qNswgu`B|+^E&#ed
zE?O!f{>p^)KMA_E(7swjlQ6TT38$^6&Vl;B_VBegVf|5p#yxYGU)98SVT%LrvQJKd
z`r_ek!uluZXM&IM8RU?l9JfanpG2&`N>Ej|Y~@SQh>VU??22;JC1}M|a1bKae<f&W
zhDF~J(H)W9&O%eyBnfi8I=<;u5$n$oE*3Q{7TLvSRKqU`(l}W3E)uc+EkPz0P4Wvx
zcD>XYrqz0>B}nM$BG%s}sENGY_01xW^E0YS9iR1*5dR}${a=FAeZS~eh|YD*aN9Vx
zxT^%+xnE`PVi6k;64cB5;-|Tys;l2NHXZb(y#yV8+o11E5gQ*8)OUTQ+gYOf8<#ch
zF)1-ff+mcIL&V051kGDKKX|n0s7rSHGbih{k)Q^{qFjcF*!Y2PlE@`VRK+)=GJZ)=
zl4e=pAQ2l+P@mwq(J`XLcNUwMH*e!9LG=sf7e|QL_=0eLT-)BF&VL(huNEw80_C@I
zE(#N|@g_mea=SsDMY~ifwpkWlE)d4^gNThk=>JY-?*c{jGIrS8rvL3AK~6homb4ME
z@hCxE3oe!Ti6m!j8eAV#R$GEpj!oV-7qRgP{O%%0cad%N3>*BCpuFcNqZ^CZc$J{t
z^+mhti~3d0=!;(x<X8_55gWe}baC{CrFBI2z7)mn?{U^jf)>AT=vqU>#xt~UCx_xH
zBAZzAjFs|Oa|sH>j$FjXH;jjf-O5U$;ro}>bi3(fCP5C;@w`;T#=8Xh^Kz+JWRjr}
zsHDR9m!gCAWs=X_7j9f3zK|lp6L8EQNKsyC?{;rEZB>_Cd?7`L@HD|O{~$&7?xPC-
z;tC|E>f#G2s)XGH$NUAPXRlAW&z)$|vo5}nBEfTT%zsFcu5CiUTinpx*erY@MSoy7
z!ZCj$MH4z`MqS~m`yC#SFQiEDEFAMMQuORyuam``YoO#Wd?7_Gu$$qSzmcLB-Q7E!
z;OfY0JjWMOBzPW<`5!4#)GqsQm^;GFY>O`-9lIfp`6DUv|6}L*ecYzhL<PQ(qS|<x
z<CuSvqTHK@FYn;;xA?BW7g97HyD5(OD=9LV#h7g2YG+#(;R`9Mg_jW=^IuZbYdzO<
zJxAVqu9u=!*o|?_pGlEuNX_DvTrB{;fc$tG<(Pki_L<*yNDgOLGd~w!NRb%3Iga@|
zDeCaNO4G&M;TrPx_(Dq7R~++yQglk&#cDox&}H&Td?7`N*bQ>bA4-w+k^<}5T%YOn
ztndZ2Kc1#J<{v@73)S7Hb2R|?LW&Bpo8*|kl%l=n{S&gdj(>>v;0q}dJSWHerxZ0=
zH{39Rn|c0OV|)Sj!;X|={#1&p7x!0;<Gz}{vBMWqbPiSnV>sqtLBARN`H@^ZuTxg|
zLW-thH_I`93-u2?GiDf9UB0M2zL28x!LWefnE#ccgg27|lDU3`Plw<ODcXhIFvt9{
z6g4jxW}m=qi67kzUr3SQnK|a4rO3DH>B@t+w&I39_yW?go939mmZHje$LbE??6Tc#
z@r4v^#mhjB`ETG)TGcj+OaJ6p4PQY0u^Z=@KL`6x-;)->?FHZqDe}b27>@aODXNy=
zqp%MbZ@RuJzJM@x^BnW{QY1Ngp>9vkap6`od?6+4ACCEd=-)HvWQTD{>%S`Sg%r8t
zX@Fz%0mxHvRaG2$ud0%wmw1`PvH3xYeoM|;*O5~_eAfqGKzrh8f@AZA6uGus8m8n{
zB$zeD7cl<uGM8iXhZOZ2x3^L|?qJTxzW4(8@ifA*`9zAk^^3Y3z<o;i&=p@ukubAx
zY<>az{9QS}EmsAAFQC2gG{dp^MvC@?^!cL|=byTNH@=V}Vdml3{3AtK2M^8i<C2@b
zn~X0Y9Zy3Xn~$XEPV3tXyt(iZsU`SAigw~<9>?Y<DH^>kcw;lpvhK-I_(F=d;Ax6u
z^OY1?Rn9)=&UtV(Eb#^O2fU2u*!%_kP25-H%2iI1?Zg+5j;Aq>&1VoUZm(#}Z4?*S
z;tQxhUPf|kev_hU4Y;WdIPyNV0r2B#j$`wk6q!q1?mBaRHf}O}Atn0<j?I5kv|cwb
z*paJTc6uGY0RNAtL5|IbQZ(jRQUT8m%d#AeFQmv8FH<=-KT6T(t*>3{a-Knx|Hc<m
z)DTaT9Gfq}pNMk{YH_yN=M(US6s^YF6pqcGQgl-48(f16DQtKGUx0i(jdE;0m7)f7
zVoR!V+h+K<;0q}V!^>cf&973lp`>hL6>j?W3+wR(^d~&ca%{epqKj!WyllA~Z<7o7
z0_5ZEAjjrkDJrw(URZPF{e`s@4Z_nf$L3=xdYfgw#gd!eJMIm>kfJkqna#2JS&I4`
zN*HUwd5^f!8(+Zq#nUv$=4&ak$$lLs<65+xE5{d7R1a^*I5vMvkv3QDDdCC-j2?$C
zz`x^ZoMZF36s3+CSHqMG@mHka3y_DG@f@4qrRZJPS~3&vMed!q_(F;t@O00y`5wjx
zhY#}3aYf_{o^Sg<*;m9F;aeZkS57!(pYK?IF!_qudO-F`uDUP%g4Wf}vDcrl`K0_H
z|6FMOnXD3Ezo2|4(M+uVH|p4PkL3w-k9WE^VXvAvenM=$pnFxrVT;>GbW*j>Js_t4
zD?{0x39!LHZ2cg6(ezN;&hOEax+T3b$1Q#?dnRAdTKx{O^@Q^2xl1OgZ&Aj^y83mJ
zM^AK*C-tAMdxO~e!tiiUlS}&7Xh=J&wBBp|A1WWnLoe@oh1hySS9<5n)Qd0C+h(f{
zF0os4&v5r;860F40$YCB9eEkDE<^SuTwVOq-9Bo+!}SGX>k-3E?!J}kIjXC_!JVk1
zzoEQwdYehgGsM;>hU;&t&zk=i3R?8xp+`NpYqD#H^0w@Iir9KZcV)dv%>5^*F5kGP
zr0B#Y*=6e|dMgOi{j~1lJ$sGcW3+4K=A&&-B%haE7(Qyf<`H7+8Qr=1cawjAh_*(4
z?r`LO{j;*-I-v!J9w4^9(Vel*kAHn1%^$MAw))zGld{tv8ZB_XkJx(0aPsCA&)%h|
z4xhVolV(ei^2AKoe%&LhAo#q+P&7De<&nFH@4Milyp!&z?l^Ci{`n4K>mk{(VTLtc
zcToHx?#b-1!G{b-tnoe#vGtMeuve=6`rGKh#;dW9+VnagJCxJ0@8esDt(Odi0ZpE|
z+(Ik1KAh0&a+kfj16C`G2Hr$${iNJq)a&Ky8)&H4tC^eccHJf0cm8?g(?1bgPZ{=n
zsAK2$C-Ur8^1P*M#CF|o|5cW$*AZJ^DR&+05wQCjs&_M9yCE}mt8AwRR$JE)TW=Y*
zpP13R{Z%xnO{3X$w$91dZL_-XHRlRq>n~+N-siyEmr<<}Q{~6W`!^`JHo2^Ae3`Dw
zdajpkQH*|^ehDo<abWC+^DoyL^21F=9lwa!`pmE?OXq2K5%rx?)vB__b+v9|hPP$x
z1;o~Cx(&fCrMu6go;kT$!{n)X%Jo*~dCT);6$cAB<+_G#!XwY2$Kn%RN3TA#T)Fnb
z$z|J%5nIp6)>suI%VJbZ&(*{)+3NADQ)A8|w!V|C>bvK|-ZN<4h4I^my&SPbwzB^4
zDb>y(w%#-3uIc77^fb!Mwd|VL`R+o)3gMUZWEBV>*%_7(k56xS3blD{{nyp9ZVL=K
z0}5d&h}e42ps(Hk>irX_@wJgY`}0rEH7witU~=#Y#MXy~rPn_<TWLTw)n~SR9N6)9
z!;-Ad*ChtT){C+wmf7ipicsY)mNod77qexH?~JZ=<~U;ON7<q&SAO?Aj)s<{RNmyG
znIT)45m#x!F~ruB%0H@`q<%e$YUp3PnLYYERk=Vtsz`GbvGt{LzGc4T%n|gy@Q><h
z>%}_VyoiZzK1UE+Z|dfnK4_hD7(JZPSaxbuz+~MVOW3|2CaX~Ryw33Z!OCXohmg2c
zq}HWUS*Bt3yi0pZ4<fc6mCdeJN!9Hjn!vShR9&AtUODSvAsl3t3JX<bHfK`Fy%5z<
zYdN#(YOQW&rAKc11Bk6xbu%tZX=HN%?LPN1w`%u#V-3?ETYMV7AF=hTZ2Hhyi{I`;
z1^ewv>iIn#rJN=Wk;m;rY(1--x}{&(&AsUT_65;<R_-35n{vz|rrTb`*0%=Tm1&Bi
zJt*LUdVP(I?BO!qN{5GS_8_+2Rc2L^_t?H09X`>+j$a?2rknhDIeY*?KUM9QYM3N%
zG-=f?BtQAcKD<(w6xk%7Pk|1*5L*u`Czi$^UbGXXO({HnZIaJWU1q-$_^1N0^|4{X
zoE_-*9mpk-tB+r@2{rrdvEG5$dRaN%y1B>n?P#<0q}s7jHHYXjDs5L=Y$vN|_`J@b
zt<gPn$~IJVc7?~<>?(t0+Qm~I$hIN2o>q<vx#%~g0J(m#n7%rtN}O(Nr2>UT0a<0k
zLR&VrQvSzjTanMQq1Du{YYbG5nbIxVdMje<ZQbZU8;+j61ubi~wjk_-lSVeWPZ4|+
zOFkupg}8E5&m-FwZbo(`mg}<ydqwL;R@!;Nelue0aoNZj{)_VR(W(}YYfkX)5UCt-
zPy`>iAhtf&rMJ&<*t!YT*?)U>K;VG>vh<8&H(P8%Y`v}=9&6v`@J7@=tkIb^qbKz<
z4Ev+6f5(mFQyN&v%Z4dDA6(jiEUT^=7jtUeZ@M&#UX9fo5L?e1QtfrtPuHX2D^9es
zwZGh3nQD<aYuI|k*7v%UgXa07^{6-3Lt9mC+Dn#_c{gt6I>grd%H(?&_SIg83hTNa
zT{X(DhheDj`8@qpzk7G((3@Uverr*+61Sa$Ba*{)NjV|yi`F2vACM*aZ~N494f?t+
zTs!FPrf#~#>OI>&T8-HLz>qLgYBypvy4|B=Z5!8DDrJJjYOVQdx@)MaG7NcIZPemb
zD0sEuV$*lNU6eyc_?fz`LTvwFh`;-;&Y_j?gPbFWp0&*EB#U?TJJNk6V*3f*V6SKI
z9_OJztFN)wpIzu68$3_6ZEPN5`wQKm&4a&G&O_SeRn%8LxwMxJnqTManq0*88@f0P
zc|%1max~4V!gte#8e)gy+cpr}e<)*5Egzb&0(Fftn-_fVMmxj6O>HC0Rv@+?Q4VZX
z?d;O!sH#4Gc$1~AgAD`h8Xxvqj@bT0IY2$p?_3VLajtZ~dCKxYgJzAZ$KV{q_A5%w
zYtJ>NIjD{8-20kt76FEs96cOl7Xu$DD`Qf#s<qN1jk?DJdDC=-Av)uW?CLVa_A|<8
z*Qz5^m!X^?WqlgGdDO-bRsW&JW*K7p8)a1Z^ivy`qW!=1T~+gseywFuw;VTgT#DF!
zM;BSsVD@wgY8pD%bGGH>ma@nxOW+FzvI~OmOLXchhaDO&LGt?J*G~@Y)<UK}qP|nK
z7_t43uD{2kYH^Fvn?JME-c8T@%KDoxE|e`MyCm2s86rB&xV3f>;%`LEslBhek22!r
z(!`F75Zf;q`hEJG{Cpv@AHV6<$NM+Dl>Pc%dziftvHg>*A2;xHvxR8Uz~<bUg#(-G
z`tHA8@5&#D?WbgYyAFOh@()x+e>>;$nYW(0-+FhgY5xae`zz&ds^hy4FF;k)dzQ{f
zo9toeGg(#?y8yBMma>mS4}Yr#XqHKR#rpBJ-DQ2upE(!IM{NJ4>;2w3t<QYae{+>*
z_D>32Wxe~sZfrhc`!PeW!7|nAdB~MBzhtXdHC6U9kH6k!9%B15L(lWcr{2#+=dFjX
zxWC{<V_i@4SZDoQ#P(~lp3CN!hR#Kw!sM;o46_;;dN_2Ey_$pA{!Q8A;LX{K=AaXu
z+H3bX`!tmGXg5b2JcsV;rZ&)Zw?2CA#qa3j<<i<yR@`=xbvHjUapCWX?e7fXn;$F+
z{v8#>+Nw|cOs%gBH_fd4ayDZ7Jz4m)H%}MOMkgIc**(7E=d248zK<ijK>SH)*xsFc
z-_Ak{x0((cI^wCLq1)vnTbIv5Y(J>$##NQ6Agr&)HL}&$lXa8J_I}AmY=3Cz8Ynuo
zE*n)=M@$qi=;@&A+BVv^Pc~xvMOjz#Y$Stpp0mX-gG%<?apz3L_K!-{*LyhwXQG#f
zGXFjvc($%g_4V2ayP1gXCk<Uv{MH?xfm#-=D^2b(vyQS$)gfN#GZ5Qf%DOx%v1>R3
zEt+n6=Ac`*+PcoZqHfoxBevgEcAnSv-qh*Hq4CDX<Br+Yl6Af)J=uCXV*5{BC+@7Y
zY#OpHslhF^DXF3CG(fy~`834#qq0upYiD+!hUTu@C-Rf7tFG%Pn^q_Ve)@T@vg7R{
z)!wNn!#{T4tekW^S;s2vn<q_0Y`<#gaCh<`r>RI|!ymT36k1K$VeQ|qu1-O0|0?V7
z!v6I1DQMTUzBk)0tX0*}zGu>hfGLRWXO-<&#HD`Fp@aU(K^GpCRhG5iq*H9vkzFoq
zbPdYHE`4Kk=;|Kx8%uW<+3J)}S{$#bLu|h*Q?@*<J(q<x4IH1kkXvD62o=5`q~D6#
z*yuuKWjEVqp#y(QY)bZwlPg0%OxC`iOn1dEtYx7KFC}i8j52EW@mzO1!de&N)qmZ<
z$%yTbl_6Eud-9W!zZF-%mquYF3mFw;dTkP7`(;DB4V&xDo`jk%xz{^7*vV4Y?%|jz
z9VQ{Re^$2pt$8ccN$8=}t{^tuyppV4(@38K6A{}_>w?o~jT$i#RqlE6dA;|q%$33Z
zVbbOk5!+wOg2#B>e4dHSIqwgHcHfj4f@DP>*JL8L-_`}KU(`>NiEQ|Y9zJ_cNR>gt
z&Kt4)w=Afr)5jYV(4iU|XDoWPOJWFAbaVe>0%H4dU7+FK`tB1Dzuj%t@!spqWPvm0
zC)iFvY=3SDm}8Q5c06h}pqGo}$x>5Y!0!DArj18zzpe}@P<L)W9!=@lalpaFbHuU$
z8GJlHp6udbBX97pyw~ek2C8#loKyPXX(l@VzgJJs%s^~Euk_!2&m}Me^`Evh`FNK}
zBALGpZ0|D=+us`$)3!Jq)FSt^6?U4y@tjVPp@oC)`Z-RikjZ(47MX~p0+lI*F95#n
z|KY1};ddBt+sY4zzy)t-_Ea8nuSHYu$nH&?&ICny?;7N@fxA4<dtmUy>f@)L@{a5f
z*2Uur=i^tm!HO>(y?u^5zp`juGT3Kv&*3ih<8yo_H0{3G?f501()6`U{`R%-ojG+%
zz!DRG-(=UOzh?%e`C5<sup@8oT3=<yzh_TgQsUd!e)sUlN2>TWTebR<<2$9FHdd#(
z?5Fk9AA0(=Lui3t$kvr#Bl<k{tD#oyf0u9HLf-0?_rfz_EvlT{ctmk1tHrf3*WVVu
z+TUW;jMaY}>iN1w*Dbb+txX%Wd=OzL=lvpDc3EU)UT|-AOUHoOm2wszZ@K>b_AZ7A
zUs|pYJb$iVvS+LL7u&UaYc;UdUftFCTh1?TRjtRvrJGF7w_4OVXVRifv)1E>DPs>g
zw`y(kq-n+<^M|&c8#Ch0xG#CF_w2iJ?e^$DThF~*|B;2OO`8_e-0#j95!@zp)82)z
zu8eFm{n<AC`(ycSUdG<b+V-KeP1C^IPw#ryZ2Ni5%k!P0RBcDWhoW~zX0|1t%kOGS
z>|aKylY)eM6RMa=Xx3pu2YnEzHq+G~!BK1*Ezry>^98CoeHv4~zg`po^wF?TA553e
zsW}9w;{Iay<v_FR9@%>tX!H7S2UiM2+7h1;hy4SQ{_4b@&4&e|qRs<{99$QOTF+9K
z_PP_On6@pw&ZeqCsuy=Jm)7hMH2YE~v$JK|pm*)>92Yg+7F4k0+K9mPCqc7B4VpBX
z$_IOyc<y+!Av{==`L%TDHC=Fqt-aerm%?C&D-S-Ec)SUIGEMK-yG_G(PWjTT7t{N<
zvr91Dwr%I{?G_u_)w{Q{sGZ5^t4|gce{DCu)A8iUfMy~0_z`D6+Qx>|it8D;({5?V
z=A3GcE}S_ZQm6gmH<QOpLi73_e%Ua(b?CzyHGMwyOAd|HmmEodyE1e{QT2D1x7-Nr
zIOc5cV=ru!OZx_v?HJrnd8}FZUwLMum3{RETU|0YD_MVG{r#0{uKd8;7M?3D-W=b1
zGt{-((RVk4M(=2N=+=&m;P6?_X>-~Rdgyk7FWNYMNtnT;cFck{ZHuqgs?pTkYE0uz
z4Xaj`J?wPTHo*3@?Uu1myNt5zd+sme%jE^q8KE^t_H}z<lIG=n^k}ukXx4j`&(ib(
z$nuz?N%c=2s8EE@98-J-Nb$MCe1&<8B|h(4-?u(yi_cY6@fm9uYiFoos4=D1lv;!9
z;<KXzKASq>)3v^9{Vw&B>O;%J!P<-2Bl*M3dq<)YI*s%?xbF5|L)Vk?^ULZ>XZ2Xo
z(rwP-DLsCBw&P@Q&r5aGJxcZt=sj;!OqG=I&KItB)>P_I6tFR_%Ag1LX78yMzIe#J
zD<f|;_dGn*t#i@y`vY~u{+!>!>*-n5sAj3_TiK6VKaSLgyhobiv!1k`^sqTTb1m^X
zQI5|6mGS9PEep=L8gW9MEb8L(FCL$#9r2k!YlDB!QwX1IVra(!jGRzQa?cvRjG^I2
z^an_C7ZRbLL^u@z)<T4K9=<yPjyrG3Pi0OlY$=3GEy6|k0!EJ=rt-Xtk1*9Icdjl2
zsu(GM-3O@lSnk;AxR8U1uO>MHozgEoI2sCxS+#Y0i6scoi5-vQTPMmNS`zpG`s0Jq
zGN=na%4od472Kcm0$w3Pq|w@!XrJvZu>JZ?`$LkJ-1GM>u3{J&X}OH!JO2iw%J};0
zs;}+8zW=i1OURc`pO<`Ae17(K_TR1lE`b{g`rtb(xPIJj&Q3H`bX??QGS=izlLq2Z
zVj?Sl=&dEOwXQt2lB|nz7+Qb!xuWiS;w<yGo3(7*=!m>;={@mp3r9}bHKX>imx>zC
z25wp5<2tMVBkuOGyL)%H^oX3AUMqghlrerAd(=A~_Uy*-YiVhH!>c^0opoV$O57h#
zPHVG<7au;*bi>7M?W3;GZ}nGZ)Xh)D`#QL++&#xHcthRIXWxDf?9gQEnGDa*RU+Q^
z4_Mx&<wCEw@6VsGI)Ns<+BW%1=-853JI<vp{c}mLVa{f@$GRSUeqrO}dGEtorUjj@
zvVWn=l-YC9!XXDYH+jEXiwrMcjJlqx($|^)w5HAM80r1Jd69Fsk7-}`FG;^Tvu8Y?
z{kyUt*V}XL@SVTi>2zfOoVgFKt<P`qesrB|>#KcbUN@WyDq9tF2&n9O=Tw#|QFdzY
zG~-&QlNQFOn+{xhw(rc>2Y=4bEAaO3pQQV8CNk4z_^EY!14iDzH0QwO?Q!v&O!xUr
za?A{=6|(;5swSEmcYE3GIM?!am+5$c0()HH`2;^cHv^9o;m}iBL@B-%1P%qh6$cL0
zVM3kots~H<>7d~E;#*|khRngw1^Q7m7gNQKz}=X#A<^hz<}3(m-|!E%0o8k~>3<KX
z_<*6-44_9{_b%TIxrVhEYyr2tu<;PJ{^-;64M;oEZb$tqS5fx*1kdzIlTkrW^S0Gu
z*Pxtdr_R(mbU~k4MG@JxcV<yujqF`{iFqxo`8O^zPoBw?&H0e-*EZw6#V+qFl9@TT
zI}a3}HoP*-tCtb17@hce>9(ZCt2Z27VtTKmw`~odqsMEN9PV*D^Icz?_!jdlDlgnx
zRbm)*W_}_6XXu`qhxV1d$+Fz0`eWEUkEg1;xoxZL{o;JT=8P^ip6>TKTfFn!i`g4Z
zO-x;mt=m!Kc;K=89rNxd^?fqxjOW;y(_WX>9DktS)<pNEIZ<w2CBe5uc}rS5Op7tb
z8V4H_jLF6{W4dv)ah!3yagtGIoMy~6{%)LSTxeWk)EieAR~gqDHyAe?3yeFAdyM;y
z2aQLKMaGlHv&QqrOU7%)8^+tld&URG$Hr&IGUIFGd*dhL7w~psB!T;Lt>8Y~DsaDT
zEx5O~9^6CQ0PdA_gZpB=;r`cFNC9`Zwu8G^JHZ{R;c#baAGqTz5<KHTxQi_T?pRBM
zJJUwN9bn_(ZZ93&)io3D-kJw@YT<jc*f=QB%<eQ)-0ba&L;mZs2VQ!0a?d?Gv+E;w
z?9>|9uHLY1Tk(_5F)GJ>n}$s@tMUB$^lN|Z>$Gi>G;Fnrh0LOAc)zdp)?BGtqsrsI
zofCu37vCHCad?viXY-)Ymwhg`oP9a$&GW!BPh7XQsrhjG{eT>+l-s4e2|07j@LA8C
zoF<m|%#`CZuQEQ(?8q5X6Q2$0;ByU+&qhw<?BIgWQ;qQXtSLSdJje;vL#!VSkla11
z>TtH$_S&aSlfG8Hc_-{$;i8Dvx93KLUp3SjbZ738+x>?r7vDRx|8aQOfg3w2RgOuj
z{e1benRBKXZ_Ii9B4y0mX!|o44@$Z`l4W@9JUr~)saFl%GBX}1;%b)WKbfdDDSzHE
z!{>4tIUOzWnJXu!a}|6}vcu=`n&b?vi_bL<<ZR^J$l0O+Ih!=bwSapGKkj%n<o@*&
zd1mb`=hSrZ`mgmTxL-~D>YnEX&!M%?JO1hUT$%mHy9<MRaVsb9E9`kaZ~V&Tr_Mil
zb<x&YS=!XQd6%$_XFi`joa2~ruj#F2XU-RiZ?04s7k(}I((p_2=R<#2{d>$O!^g@W
zv3?(WsrH8V)tovu%WCCDeT{o(R8wCzXl<#ntCW^8DQ%dc+nI%)XBu=`Robuh(S9wb
zE}h-Jy|!)Dj)sNv`6;4q>LWW)0_QBcDw=I#Cq5z0G;MD7+ziVd+r0bPnB@_}ng3pr
z(a7X$d+)i|sUJ73_jba*n-f~FejMmEB6;4R*+;rjzdmQYopmeI9cj$J`$pfioqEhE
zjQM$!h!an%eSUZ0IraCMZ}+aOz2{BV6YBTxd&U>vd+gDe`Tw)a0;60#jV;(baCq{?
zPrJVEm$CVvV2y4>?0(mdY+jI?zw5yHEU{+u!<=cammbW_3}f@e?!<hvS9zKSY`(Y{
z>>9LVa@&t5>Aa!5;#V~<Zsz;1bpEK-DXWiFP|CLbbRO|=pZg)pJl2EFC#^^C_HJx>
z=*wq1uXL&vCmxpV*_zES^34YiDHpa~xsA><;dPRm-O!%3X7kOO+|G*1k%uodrt{9@
z`X18twfn@d`6pMHeZIf3d5Av7>D1~0?j4q0Yklc9^(RRm<d;532DRv3fA_3u6FblI
z`fESBX1V#qT!ZtTGs_15zBX)d+DOSW>*)P`%q;Tu7Gz$sxf0kzp{VoexW_n;xi??m
z8sJ=OpRFi#cj1>8Wi2mmxO(V-iGA}~3vai6G5+@&UzH^n8=MZ~rtELvXY}4LpS9C=
zO3g(s13sC|Rm{&R?Q$#X<erz4`kU-8do(+B_Pusldb9FphGqG4e3kNNbglAdP`&c!
z{RZF90dD0_7q9Q<qn6)KLqPcx?khg)|NdUV8>5E$rK%T~^)74IVc)IitD3hN-*s*G
zUY4P|M%{9L-cqc+?D*G|4(lovZ{Kg?T-1A<ZTpB$+k&EgZ)u-4sI{GW{==wh*LOPp
z*-4e=`*h2~V=L~pA8}~S^0q#6lXqQ>s`h#Pr|36RZ=RWR-NnB0l0lnlzG_h#b@z^I
z?D>oP76+u4t_(VrmVN1|-RS^vQjg}jk4yi4GJR1>S&7-N&x4lb&*fFhpXF^9T`Q&@
zJ2fulPuQ}QJHK1Z#jB`g`O^UVR&u0hQd35x#3c+!<eTzgVaoo>;Nal?%8<@ox&`+S
z3-=EX?(ZMoKMW%LJK`Jz%kzgY{(oisx!ix{`?<V!s{VmpI)``bB9w{C{kgn<<@@n@
zA>klCHExI|aX`$7|I8ypeBC@e;i)0Kr#n24q=kpi_eX}9V`boI!3zWhCnqN+!^6(_
z#OUa><YY}ug&U0G<D#Nnqv=g>kR>cFI$D#GGJxK`2KT9@@`=L}%H4m%r=&&4^7wgr
zJV=g-OV+?GXmIBmIXWkj^rYlOEC&e>V@pnhn|NY)Xh^u1hmVeok4H+kF1!ZoRv}*u
zJe4n6kQ^BklZ+*h!#{Z-A0L;J%BLnK!c*T8$X#{tT#s~3G(R9Qc}QgH5Ap&cV~CD$
zdn3Mk2=t1Mjf;=rsbU%`xSJ*=F)bNNjDcsz;it**k;4+>V(8t1_&z<5n~<0`FqUVx
zI0_1>G|5BaQt<NwA!kC|H-21hdCda^nY32PnxSc6FT8gRBK3?)OCgqPhwZ6JhZ+*a
z0+SO{Qkv3y@o~aEnYdtPUy?%fi!9d)$`rnQ5bQrJGCmG;N*<V2{&|W*d8v_6xD|(K
zk_W(jokG3B!MsBv6GrffNty(~f<zx|he$qkM3QEBavVHgPhf_(aCl58F*K<Pk&D|1
zO4Ja2@vWhJyk-FOBy26*z(^S%uNepr@JrEX@a?9k8<@XoVnX}~B8+quET8FvZ2+nS
zBqt6A#ggKZKsX%GFNAvWiD@8y03VY$Br+}m%S%a%r@e(}BCw+_aC>TGDsHyniD}Rs
zqUaL@zsDye4(H>bgyh75<@(?E^vL*R&~-!wo-pV-8qnaIcqkzuF`;RS5RcnCB{eRA
zluY{vU#>f#PSDjO2Wl#IZ=_02OiheVjOT|ZL#G!S0C#tu$?cLPR3-tMCk5`kO-#lE
zEouZ-U&u#l4Ld+4=Lb$0??i9hu%K@_AvELndjF7$Tau|DaDJ0NAaY0?wBirkz~N6u
zGyk*X^7>MSZ~Wz~ot6Sk9vGS60zDB%-oOOGfM8ds@wXw@S(7?EF?lc#kBN){zlF+$
z(-NTJqGNHNhki-<Vv-Z#j^!BqOvnUqWVmC%3mRTS?+Z>GkUBgvSp!}R%Kw2cG77BC
z>>Kz!zmQp|lji$4fpHs^Hei4TT22@ak;5Y6;)yDP2-*&yHmfn!h<cXq>DaR0(}+D%
zH1I^r$N?}eX{+!lv1zG-0jPrC#!<2cl+YxAbB4#E3dT%HipL|89OdePCnlIT(u6ve
ziw6nV6omhq+<46}O?(O-f+-`0L?wbq@YlkS6&MA-kPtbfVh;~Z1fR|t3piQ$hsJ{V
zAU4kkJxenrDV6xmZ{<UW#}f|o>)+x*)nxD+L2)V3{Lr+-)JX8M(Haf&@L{Qu-~v0h
z3nP9fHZmawcMqh*GZpBCtqm>$JXLBU9}CI~wE_R43glB#lhdN%_EimLjEWR2g5$xT
z3KIjw3ZoWh!SSFX+(th{kXf<)Vf+YbEHBH5=M$l7F}NH&@~IT62lOlK!Jymx*rD3t
z`|@#b#ubPgk`%AO-k-G^%$vfxfJ~0OkKecD0TqkqnIY6AVXvx5!Sj~jeh7yWX1&z7
z0ddgdk~KqM3Zea>3vt6?;oXA$JB8taBuuYl5`nB?-`4<q`3}|@&m*kF*hp%*?*$Tl
ziC-@7*vjh(E-4j;_z*r895fUSZ$nvq2E-7vr-0XrgQxq(@WbO$V_`}oSzsQE$GsO%
zdeG3(u)=_z8jF_&!gK}C1xSPXf(I66*HoCMKt;Di+#<r*2};AG2n6#mya!`XjypR%
zGmQ2HSS-L2MYy$JP^mjOqm;yWu-lIr%Egm$MCE+<!!T&0HSx^eF#ZKsn;My1ZuWux
zn-G}<Jq4a3fOYylE#V$C0IxN$#|KTm%l&cA`!;@XBf$Xrr~bqqy36}3yOb*qp5hE$
zFI9u*V@)#DmMuRkhI>TDr%~U4r)%5@Q5tBRMBME_HT*PdL1!v}^al_3=HGfQNnr6_
zzlit#MZC{1;(dP+|9!;#P_Bpj&-pz(ei85ai}+^0i2p@>Ju23ht*@d+K=Y@-x)Zy6
zXz$J)!&Ls^p=?+PcPHb3lY$rG0)_YQZ_apJXK={<e-KGyzst+ke!s3*2HYm}({l66
z<>w(kJ_2DE7!(}P9e<I64;=2K3~JXYynltT5d8K=`ND$3N!0f+$>&Tt-O^H$-C(oi
zmJpxfHY8=Bn{!7u=g#olFqn#m^#^}}7bkECVMhC7e<DO9A%99NmH-gATvHO^d52hT
zN-V4}++0Cye=M#kWQmT4H4e}em{wuI&9+ylqkm^sML{rYH&O~bf1#0UqX9VZ4;KPI
z@Q{4YjR+MU(?~CWP6XMIL<)iDfzS(9EPmdc@a@tsF0fR}AzYABzI`7>zZWC1<=<HX
z<0OTAmn9Sj8B|@ul)Zqme%!H3;1B)1V_^SqWv5^SG_Xs@j_~;bDFuhad#h*&o(UP)
zzf+ga!QuYhdJ7B??%cgoa5p6tjMIa|!u&&m!-Vu7`UlL&Zba-ieFVMu|L|SN5y*c#
zg)k5A*#|k44=4td0LlR95b5`<KY%{|9lw1VA!HTae*C-vCcA{_q+fj0(A*UsJ^JGl
z@X6Cpo4a|s<ENi`dA4Zo_x+;=L4F+k$w4H{j4;axVYig1xCFQO#K;)3_6>(QROsF@
zupEp^hDY4MdIcxq#V4M*z{^L%N@W-bfE_!`PN}i5ZW5L}cmU)-;ZQaJQw;r2@T+*n
z``sD{@jNdCLpqTGKLpH}0I-MH+5k-JR-nI%t5boG<@*``;<LUM_=nAH@Q+pDAWzXy
z&K7>X1rK;I|M1`v{-NHE_PS)VVAn(VelE<1KWD`h|H>Crraz;spSfvLquoZrss(>k
z27JPr70=x`6C6p2DRJq^Y4P9I$N0N#IN&)u@W>;0+7Ube1)j|Uk2``VvOqjMj|d*c
z0#76IPfCVo5W!=O;K@Vq&>?t^5j=7Tp29*OT*UNa^)i9HFHOm_XR-X%`0an;$UnmI
zWJHj{detTWo5A83WvZxZl62uW01(-Wh8drlhQ%~PEDcL(IEjYkG@MSuJPm7USV6;C
zG_0lJY#K(izy&N!71FaXRbVv>Qw4Bzc{|fzIZ)}pCW?bU+6i+S%fZQt*rmBGp+VIM
z{h7o{5E-f=>CA4>^grme^Jf|V8*%(k^sgw6)rSM6IM%=wnJR?wmrmvF`F({%8IS&G
zw|v?jJ1H%sR8m3Cui8ajp&msve=((3DJ`M&5v666exP(5J>V;1q5n%Ml~Y=s#aGbl
z5o<77y<ZV^g?h)*ag|PK7NvShd0JirO5G{-rBp#_D5WY&dr_*UG?vnQDz}i*BpP2#
z!|61vr8JAuY)ThUs;6`{rTLWZq_mLIB1(%Xy-H~bEw6-zA5mIH=?6+-5+UtCX&KEY
zr(u|2gmgKj)oDCWX$k$modz`QPN^@Y3Q9vMRZ-fDQvB1U^8FaEg?@GvSMZl=nm?A(
zBudjM)l!;8X*Q(`DAiNCn$mnqcT!qNX%VI0`fUZ}@Ng}!zxo&BH~aXH<FS~^<*8kL
zDGjCcDorn;^bw_HlzyNT9%N41k5W0M)hXpEZ9u6zrM+l5v8;R=pH9OH8V;pY#qv?A
zrZkq)BudjM)l!;8X*Q(`DAlucTHb0J&Zl%IrG=ChQCdvt0-EnC4X>u*os^c)_(znM
zQTl;WSTqTCE28{T*6%5;PAN}m14`2ek$n0XN(WH;Q>q_G!o4WvDZg(liFc=RuF`US
zX;?vND5WYEPydf9meO97swrjvQ>LO}m~Iu=Rff{Ad=e>_b=$(pBn;~Sfv@;B)$1#v
z+M9&te<8H^7EPxVW+=gKdTT=ED@i*0zpdiYRIW3jg>y(cE59U~<SVA>NfQVkOHUd_
z(z8uSzN8z37F8yEMPd?uL}}p|!jHxg%1<MF)hR_|NxYu=snwLaQ<{B{$kP@Pnor}^
zNhBZBQ-6%4!>t#B-Q<*(?IQ8nJ8Ax-gsQ0=t(M4fUr*xQmyxh~73HJ$({H5dOm9jR
zl&T6zx@sYzg;ZV{wL{5JBA3^Z^z0lGPMS;k=M$Pl(+jD7tbNK>)ASXD%Cl*{rG)CI
z5L$AU(Bd<MstX9s{+-Y=N=r78u$H#Z0$QGewHKw?G@iA8ejd@Ah1H{f3@6ck{Vkog
z6YKwS%3qdF^69IR_9_`c<<NL|IJMA^RhvkB(mF!3#uNUerz9Pj5*kkRRIeg@>Xn4@
zw7+WeNmx(gS-;7r<BI94Jx}DZ{*h1RL%N_(;btPIxPo1@wBAfE+=8UQ<D88@_ctVe
zEX~KpRmoVwm;IKc^Ch%=YPYiCBwewclv_B4gv*KvpT2;^m!y;Ud@8SSBn^)ul&9$`
zO0|riQpE_uC#N)tQaz=`l)^*lg?hPDs-`rX(lSa*Sh<vHDOFLbpnfQcQaz>cpm`#n
zQZ=PKt(TTk6|);nXMRmi<z$T`a@5a>ol0o?v;JDRliHK|Km9He=Bd9cr2R%s{ixcK
zq`U7RR4t|X%?XuPqVZHtl9+^5v_HF3xvV`|KVkg?QGL`~Nxou6ITB|5lj&bV%VGax
znMC`Qg5{%O_#Z35o~%43htVYJzgT^kKg=#7<;o3&Dq;wQ2gvc|`*o6r#4|soqUqVY
zDgP-#^G^_}I7ujfo>1)pLQBq4x{px#8A4SygsNi+b>Bm1v7FFCIzCG(lkfssA67p$
zzp{B#MdwL5rP@m*A3{_f4Qr|WSbt*nWAvN+D=a^Wk^eWt=qizyPvw+NBJIb<JuCkM
zjaO0rZ~E}0eOQ?JF%`ATKk28Z@>n@6Ka*E6zao|Bt4bl1`E`^|!X-4_eIyCXhZCx2
z{FJI`d`0<ee6abF^)sdq)02&_l512C>NnZ=WBl&dNjl3{v3~jgkj};*^ABZ|pUM9h
z{VVi`eAcd(q@9=^EPv7sq95}+Y&;fHKf~51%nvcY!}3e%=PmG4Z!%8l_)WS=<g)Tv
zy;XGI&&D~M-<X}5{a4fe^N9Hs>K~XrSoti>#<{w}cvMq=z~Vp9b#@u0Ob<m}k)Xep
z`iY8qv-0?!gpY-@N0555a2XxXtX<eRD5iRSAO9o=)1T#MVb<Pk+%b6-!%R<oKcbhK
zwl`11`4!enOb#orVz`9nWBr7+8{==FAnnXkTHKL@3%d}iRuP&`;}>)$VPBdKe^w>f
z`4OcbI*@QS4VTfdFAXQPBk2toAEhc9AKIRz7gCy~r1EI`f?yJ^9z^3QRZ#tX18IIr
z(PZNP@@adyQ@)CF|G%!coa#|np+D;*NIUbCvi4#9t789P>(F8~$yc$xD~8Kx`(;N`
zeo9p=T*1Fo%wI9gcO&*?{km)lk<0uEoA>!V63_fWlAeTlYKIbPhq95BkFJ-B3#q&~
zLe&wZyd)YfoI~X>`3p#xmCMF|@f6bTy=Z>shnQc|&n5Yoe`MpVY#)iwKSF5I0YVE8
z(J<9peVm4m5~@B%Xg;;4p7Qfl9x5W~=oF#+37U__XD=oCCQYP#JLx=gkc8PjD?5dR
z*?N@ix7hj<#gKG<5TW{UgtB!q^8@l3B>n@fkAm8XwO9UTlFsbF?2<(JnY~$i>3=8u
z+S!B_CK6gg;|poLTus`O*`Kv1s~2krrgwfek(0fM(0{21ou8Q9S-n`hvd<&fI+3mK
zc&Z2M7p&i~{=w>}h$Q;T&ye!9XQ>{v-C29;sa=@;Siec9|97sY?T+aDS4JuPA(aBJ
zhqb$i+>-5tX741l0WII1Qq~W%XnCwY*)*)BG@Vj4rL5gzX&7yx<>Zil#_WaGk$5&g
zsESFL^&94&SUR&ilg~cCV(DzX!NS@9Adl%$u^m``HqKa>wHs?M)}AbX8QnLteGSw9
zSNocOS00nY<o;6LIbuKN53-|Ze>zX%RW$uueg2dF7+ocDm_Gla2TlK%cv@f?)hC})
zwqIcFD5sx8RHrnb_UHV+NWW$C6Z>3`eU1s@g?`P}!^}^y_GkS{O697rkb2}(yD+;l
zyD+*ln%GZ8DcoMj<MG4xzs1yFGQZ2qO@#C$I$qiMso2hJe5y)myId!<_#vTX?+ML*
zMkwoFtt!|>^@gNZv>Wpa@@piW`G>MH5@zG5jLK)9qkJ28blsQ#itv}cCRFj3Q1v@P
zRW_u)WuHkn=?kHSG`(y-8Sio<iRZr(s+N&_@(TSgo7z`R?Wkg5st+rVwNIJx7Chti
z>kfqYLim?Gmnw1l9ObC)^6IEfy>4bU0k&2A11gKVwS#|B&8=J|GT@7`EsW45F7Dbf
ztK>Pgx8Q5voL1X0ZIIJfpzb-Nx0@jKL!|f(ew)ABr7(7%BTnaYK5xYo@-3(N;L}zi
zpFknsN~8S}m#em;SFyaAG;j5sR(dhw-;^vE<0u!Spsq-90oOr}ZaE@UGT2^h41s^F
zbK|t1zg^=v7SAaB!=DT0bH{RlW-lD$h;0D>wzwl!TW2K{403k^PsA#mUJ3Jo99#~k
z{q%!uoX+Hx45ac_jd3iY^1zPUrKrs|d6l~%=S;rKEdXAbxFiI=gNNs*x5-1zOG0=m
zUyj=38twZz6@o7CFSiA9zo=CrYR7cQw^LgO(w8{FaLpw={5C047Vv&C-)x3;$8uFz
zC(xbA#`-clFv|4jss2X$)=uB__lsOr9o5}}%fa<vZBjOX=mC8u4{X1q65{W}FV}?f
z;d#Hg*nY*pBNsmoDcLy&>Ut;SzJ%1j0OH>m+rCYzH^woj9*NUKT(RvK$6j?w80=Or
z8{)9Ox2t}S!{N~oZ!@PPME`P(BdYd2O^xHj?+Edq%H;{g@u?*KO}Th?K@N$3UM{{m
zj;})EAC-$oIQ|VO_b!cpq}k`Fm5*_pSBL5W?RXX9pbhJ(%Ema_g6$_z-n|fyY{odQ
zqr70(<?A61w}YJ4gSFcNh-Yoa+KExtUP)LU*h39{%>?un`Y);r&tr!EhUyk1!8J}V
z)3(kt+V69M@(R?@Har@euRwK|hN3o0RVZR<FEn;3@NSob9%{67X)M~mG#$0su0;{s
zv(VV>*=XtZ1!(_vGsKt5p&jLZns5D4jbtky#q4ubfn0Zx;fvzx9iGjH<_{a=SkJCr
zsEJKX(0IFcp-%7oLPheRAkFXUP)<BCr~!&7fIJ0QKNwe_Q^ZQp0s8w_Hz}%L?~J$N
zf(j{f8=(EUM&oU$$8MLyvlXFPP?lI86J#P@5j07x4RU$cJ2Vz#LZ7WK5<dz8S^1E!
z0CZUiW9tF$H*}Q=9XqWcFSD;4)z#~NF`l(nU30CGyq^3e*KUQ0N+Ch&H(6FTx%Es{
z3b9zOfb@bat62ru7hrwy`1*DYVb)HJYB~2@HlC`Wmw~u_I28}NMr`9RjB%`v#%_~|
z%R;Qdz6-4E>)C*>_+ac`uQJH33gc&$rQ!m7h5ZJX(-f5)CN@$y$i+`WvaQ<Idl9U-
zP#@y4EPY#?zwC$n^ULM0Q!f7kEBOBhk8wPcV*&DRfUGPlbwRe3qM$lzm?MXAErW7>
z$AhmIKZQQ_)y)?8+{ceuS+=Nky((D8@RE?bex(1)+<E`2Q7|UZU<dslj{Yx=_MrC@
z+&2Y(1a;1X`sT5|jpZ>rG0OUPHps#0*_=(Tp88YLw<ES;oAGGrHs~MQ+|jLVzUZr9
zLk0BPD&+4`m&1cq9>~*CJFwlmQ1o@H9n>B7lYHnC%%6hq3Ty!7Sd^ilrW|@?2|Unm
z^c)St7|E9j`T9BKgCA!859ce3B>7w*Unm;8`GZSa9`XI0awHD^@X=jqx@a6<J!4;P
z@zU`*mSCq95=VbAQkR;F*C=-WHL=MVG%-{PvL_=0FU?r8YSO#HP&4tQz!LPJ$sKfz
z53zm_I>YW^Xh(EwvlV(Ch%&~24GZ7OF5V4!(vsL4{O{&i&;$34*B}eq3-Mo^VSKLy
zopL&&h@5PF7roK`i&F=)B>x56(>xIh@Xs3)s2HERB1i>x>xClVrxqn|tD|DQDJm?L
z`wd)`1>a(EbliwR{sPV-SFw1EBbKWIKLR#-1GZTnYV3aj(qJstEdblYyfg;<j6cXx
zl=6PjActGY#@}8w_7h+8u&za@<UYP`{9d875I^-td}}ADXO1<bW$QWpa?{TK*%>$U
z^rrR-#3_QRgTZ^jm|Y=J_*;Pu(@_HHk5ot89%_(p25sL9wb65^y#wxpITC+=m}}m^
zuU-#ZgKvhq>Q&%VmP-QsO_1UZwvUsbL$1Ododo^AIN^TIgB?u4CfF7@AL}n4`tNfz
zj<a`adM?8s_#Ivvg|)1c-bC*&g|gkzx;z`CzYqVq2>!4G__wCHFgKRMf2wRV2OV&_
z45urM(eMw+z+<sqZ)&OdXtXay;?fWZ?|lc?m5~0e(f+0r=y0F+8z9t`wMQ!G0RN%p
zuyJ^xzm^;9kZ-*G7WZxF<2gqAI)eVzWhKFGb`O=-;x54-jL)_y&{GHA55D21_HqXq
z@XPV_Mk5El)q3w|C==TTiJyf~+mymT2*ZDuJloL^WJ^Gw?6tW4$3nk~SpLOmUe5-6
zQ(uwdLU%|v8oxN>_EJ}S;n2mbi$DD9aE@_Yf2Wz=B}xad)k|Xl&!GUPFUIx`GVvyV
z?N?|UlX{9OV4Eb`mbiZIsBtd#^>ZSyehmva!FCQX#s~9Grcc0k#({5dybZU}2cxb)
z3wc@p>I->lf-XGpeK5*^uLH<Z7FZ%h2`dBFALqekU>WX^2j?feyIpDv<thta8~c}$
zHp257ZX-_dRA{5eLK{7TYX#_pkmGs|VH=uI8!px7N`m|gjmt_y(SE_6*p8-U`XFb!
zRiUQhU}%pG1=y|<&=rqY#p>^N#p@;P|C2d9zAO67rFr1*^1$EafxpXB)A_69>$v+L
zjDsC+eKiX5&VOxN`oZYHW8ZZh;;z#4%QT(&Sw@+^<@;fq6MtLy5B?U<SLWiEA-2@l
zV!vum{cR1P*vGQ|ipS=WzQk9;fOupJ^#=bT_*fjafHej7yV!SP|KY9=(8GW5l;(r~
zVEq-#&{7%eAP*kT7T_ze&&B?B2K1A3QGf8aOJHo*^REPH*awNlI`FkIO-`ejQ0&KX
z{U)O|g1?>kP7m!dF|Y(31%I2zx3fMPI^FJgDE70szhgg}-Qv5SMNmHWT_Zq_!fcSg
z6^xYyoFdm3`#$iEGVmvOF13MvCHmU`f-m?(5v=hSa9jbKzXw5H$M=QGyncuLMdCp4
zIpg`-NMDLfN>_j>a~)908?Cr>g_aYqG(l$^v|IqM<udtNFo%5$3+X{CaXkE#;vM17
z{DI#ZX}|GrgR(I11LJ{r+lL?auZ0R9z@wK|nZaLwf0GI6yCChOvF-cHf}Jw+5NZPB
z#|fIKQZDS*!G~!JOv=>3j&=h>CDPNuCgQ`vNc<O!!}tO@%7t}W9uKs@1nL0)Kn}j+
zuN|%+OM<k5@AzW05`2a&*rzhssT1^ZylycXTRXd>00(uoh7Jy<&jXca2JjyZbF^Ql
z<m$Y6rKwow|HXL5!2~(*+OGjH)+QEczqWVakQQ{xg|QU8ZMEby<XKzr!RQRSJOO<l
zf-X-Ao*V7&TY%13pT>3rl~`X3@yTGU8|b~w49dsjkBvK~+iYPE`0MefpkojBrwAh%
ze|?Q){B<zm@fYdPi-vp9^l%zx<Bm}_{`9@c_~T$~nZOuATvxFFSGOFAC?J-brOz?B
z6Ntl{I3uWJ`940D^T@~k5&qe}pk(<NN6UYZub}d)BM&`ZkK#Qh_!wv>ykCeA)=yYI
z9@l0d7w<c>kj+ZwUqAOE`XTU9BD~+@8s+L??8S0}^m>yLK{q5;2gP#m_;KhjNlTVM
zTTOv=<XTvN;JHi>Yk~nF(|jeHPgjG?q$Sk;71oJ(jX3&?@i4O!qs(4OR3BUyRu8N{
zu1ocdetFnO*$6TR3G2OV)E?})+hql;Dd0a{RxLN}ukZyKA}%Tj&k=b4gZW8)2MKco
zmRAXQg#LkL(fJeWQq~jO<9i=rYg(o!qlmBLR17+nEkn7!;9Hok%;xYp%XV||>kuAA
zY^e(CDjU<X5UfiBh!3a!2d;CqxID<OH{liF4@zZo?u5kBbvM=nudUUBPW)!<r=VT&
zTp@gB@d!1_6`4K`!TEDc{1q0^zBqrca{2LEl85{_AC`q>u>9GOpV<dKgMo23=$n5p
z?Xl0XI`jn>q~!4)B;@~*_BQZQRM-FTo!!~ZE+k|V0to^#yBk7yGaE%4RCM-z6Ksjf
zzeTOG2vrdKBUEasEoBi@P}GQ8>5DQ+b~jM5EU-z?N{!+RT3=%A3w?fVSulhbK>~)5
zT5<m0Gcz}=5!B~-_<X|b+?R9DJ@=e*&pr3tJMhssPWS_xa_qjVm;}4>sw8an#<Odh
zBjFznl0T?KAJAq(RpAeUo=g>A8ISE*<}QG}MQaQbb3#t#zLy4naW2fpi^gZX<*;88
zeg|IjU|ldlp>-4vuNm{QMVpsp;VtBsZDyiNX3VOkWsjYWIV9d!NjMUhg+b7N`q-L8
zlb7@f(xGc`Wv);I9dk=RZF#wYG&^6q^qkJ`qyw|d=ybZJk?{DPri011^yT$Y5j*Ku
z)tk$r!>@DkdHOnQA-;okRm(8&5%B0=SDtH)MDjft<*v0p?sJ}&s!N2S$$K!rtQQt1
zaSLdJ$S&5#Do>n)4}~5L55;&`F<v-^*jd6RDr@gvfp2zYoHSPt!MNp$M}r8-fxaMn
ze{jFPczfnfcl}G$*Q45;SYVMqp!%eDa#4@!P<biKzqKB9zRh9>XiWRmiWagVOW0tA
z)&~yEw`50lJmXX@1ukSylFjLS-zk$VSpaxs=jry`WKGtu0X*2bh8?*NcI3C=ADNLR
zSRQt)CEI=+g|Z_+cY^6*lQI4kEeP4zr`wLl!eq~!wH=Rzd#(p;&32@+FO193JL-I*
zUVTEh9V-AQ54NM-upN)1&Ab<N+wnOk)&>TT=4t#0nqqzML*Ts#_(maP9|B*p-5<t$
zwo1YicoWYoY$h9n+gJ0@t^;*Rb{yizVO@Sc3ZKB3k*sKT51!oK)cFr~3hc~6u?KVU
zN8uq~GvATD$>%(-*Z7loa2(_Uyxd0ePkcx`N_?1sA0vCMPCD6ff(1z5ZHIoyWzk;U
z&v7LDL%aL|t)ZY3;)B5-dVj!Q__7q&2`?Ib`l8&BKS8&RIgW12KEDm?1kfsN>dAyl
z*hg)y;&6m?jfuIio_tVA6~7q2m(sB2^I#2}%f<#QuqpKQ@1P{7uXr8C75a^2aTw^|
zXm)xLYSbAO?ugHVZ^$7`ND5-5{JAQ)dS%^SEPaYaI<DR6_CW6uP4dtm2b52?Z>JLd
zjS7R(m!Qv$#fmow`|*tWuw;h3CGsAYtr#B(b7u4C7(&rAJt&(H*<7hDZ=P%ut+00v
zwIMBuFZe?CyYYKMvOp~JIoJvOu1OY(AzukQiQji5hl;oPB=!k@KbR~M@As9n9{m1Y
za+sL(dDtoZek(a#eBCFr*QF}f+t#V7y*qM#C}U6$0&cT_cK?9)5n`DiH};`?P4fj}
z2xI&@<muD4UUm8DVTR5sVS_Xox1e7n+u8H|j#{G09~<<s{Yc~0yly2(`hIe8b9Jux
zaFDTwT6`Gi`wV*~5A-0~JJ_==MC&S|yYOHf_{Z&HrB_w$uJxe11ez0`qPSMJh>DDI
zuw7pmhqCEeXqT}AkfVd>(t$Mak26t*9S}=4=k&-}oA(Ip2^Zd5NlqN#7msixSt|@`
z&J}b00z2)(duy%mAm*6gVVyl~tQG5cY3hP6^pEh|GlP7$gQf3&jXjn^IVw-OP1}D^
zyz$yB`+#HxYnYy)RXR`ooXVptR!-@X70cqZUaA+|aau2tfA>Q0<WT599JW^mgOA0f
zvA_sCQ(696T1Qm@jsXAGXj+S5?NxyO)(dmv;4Q_}9Sw|RQKat=4@NreGo-Mu!0k1v
z-}fE8K5P}OKCQ*b&rSGnTbj!!Q(Q^lnsi`JqrScfdv3pGAA4P&81(5>XTx6hxp0Z`
zE-G`x$p7eT=vN0kIQ<mE2CQe-N{$Uqg>(?<pN1PGIa~i=Zq<B+<R{F5oubtTof&g&
z#)(r+51Wy07Bag`0_!4MyifHeMCg#x;s+vDCLbdmg6*du>5o-Ni?C->gIF-Asz)SM
z{Z|=aC*XT)Z2sPd@;_Oo^Lpz7A8f#}>xH|LpivpyFu&na_?(WgXjgRj-&}d(kA2^@
ze%IUa%(@1~{)YLtw?Srk&9&^R^z-&Rys)(oUH}=ux@s5vFU=YDv*yb!zwz#{U*NwN
zYdDlkY#r_QA{?ZP_<)HQc|DekP_H7`F4hKUuIp2ykQMAP!8ZawTH0)j2JRx=1>T_f
zvQHfkU3N=cUB01|WafmrN*eWTjI+%ZxC!)d!-s=8sI<vEPqu4w)26tI)~)Q#IIi!7
zoE?sjL0@gm9>@1Z)9@$m!d#auu-QX4CiUv`VQo^M4;^x!=1V!L&4+MwbrzvqE{k<h
z9SlYnZmdrh+ujU87Q6gduR6qDB>yd0f;1C!6214TdwZ|c%8qY_?bk;Agl#cSntD$&
z=U18iP>NhbeBw5IUAmv9mOT@17v71JA1#ryMqVXu3Jek7_2!Gmy~s<)gy)>ipgm~b
znVi}#C)K^3<23qTn9RU8>ao;&llBf-K|0p#@V#Bth<eGomtntlOQAk>inFqKTup)a
ze(;gIU#`YG_E#PWfj5$2>;sbild<Qatt&9LR?G#r0S@sa?5eTU7isFkX1?BtP2cGz
zy`<-#G4dDn=SPvRF5f$L62_^1#k9l;td|A$u2ycd`4MjsY^pl!&w1E8P8x6Es@W`)
zP!Hexg`JUyam<C?!7zrgmI>e!4|^DXHsYOYU?(l;xA%K$uxABaYT<{Xa`h|DB>L3v
z0LH@!;zh>rMLibVSH~7LQ+;YLhTp_jFQP7`(fFJ#|H8P9NT+%y)eV~Mq{FE;?59C8
z*-W(V1fDM*z;Bs-*?t<%=>z$k1iVtkKTnt;x8$$zJdbf<4+YI^Ww7xlZXe{hhkTjq
zkVku3e}?^IHR_8@KIM6V#^)-G&%W^BEMFYaA9}^u!#KA;j@w22$=9px)o1k;U$bWG
zD!Z}nuE&=q>sdjo1@Z|!mf-8kHQ;r#rjMH9IZQc9ddQ0YrHVg`m%(pkWl7jC%>mpE
z3_Hi--1t4SH;T#b|5)FYGi*U}z0d;v^K==L{#90WT8aFaDP0}UJkeMz?(ne<e`}Q4
zPns_g9{0f?GtLB_Y_PxPiw>XazE`{?aD(-EnX##jA{(JJ+Hdujf_@&$0l&<?=gtuq
z%NJV~V=j#b-Vh6e@zG84MVNQ`)aK+cTPieyDZS7M%_O&sjRPN4A=Y3V^argYZ^xd-
zoHjH3Z;V}#C_%g1(C&Ki`cPxe?ea=794HVgfs@UN{1%46i3u+x&!`SpOt{e<6HdEY
z>^pq_R$qed_?FYg+~C7+ftTHe%|9nS7I=EtPv9GB!XCx<kau>?jx~gYv^1wNjjy%4
zJwS3yH0@LUPODfJdhBjzjYC`<=u>y4$?yGL_`P)-<_K(PtgEwNlC4VcG+wchf9vUS
zrNALo{Li=z<5gaqQ?2vk{Q;4!4m5)wVf*(C9ROz?<`#$ep$2OLcoX{uJ;ayPes+7j
z47C^4c=&Apvin8(^vC&<KRJI&VVyrqR!mFkF(HdFR=2c~{F3Zan^ga^5Un?KzrwlT
z6?V%ZRx(DqxHw#+*d-qZwx>|M7&@`GwGZP~!Y)x{;d+<ba>7q*K*lb{x*X!h3XS;}
z^PKQ_ywviTjAt6_)3_wuC6xjW)z#~KQJ>S?C<)gmRrNX-o~<-C`kLXB@Rpp+E(J6$
zf^MVws=BN+B0MfdhtHKTH+A~0ZXa&TQQX3Ze)u~LTtp2Q+SgUpohbi7JUTof1+8OI
zHld8Qye3D4?b;qNrz3xoY}1$%?YJF6HVDagMy+*bR8P_YKJXOh)R51k5_E7dPpBU6
zgPAi#=?$ajd8d*eMXZB8Jg60Wv5nZ<DMR1898>FHbK3jYC-Z_d9uwl!ei8apB`kn_
zyax1pNLJOk65i8zPdkM1NqqYmc5^js-vZ<@*IUzcyIC7wQI;jZVyqp$+}AN|?P=19
z9>Jcd71kstS{~Bm5brIu!UEXAZvv+?z^NVk>_5?P;`3EUV5j?h@&Q^TxQs+FHrc#P
zc>{Tt)0ICtzt*7*;=lGkU=Mx8%}MN)0oM8XTQ<s*FK*!2a6gIe8#x(ng{~$0yPjR=
zTCEl~=4y7v#jt0_hu{<F1+QxBdgwIFOB8oh_+mYL84lPnux+|T;DYx!v)Kaz__iMF
ziC-}p`!sg&=+omUjzk-K%|<8)F(!oGx3Q3_jxLSjzKjVN=M;EWM7y$80?#p}PmMWA
z51>rhB=AghxWl#WCo8?!cj&6M)_V~N)yUv)As;5K=^<|}vM(OR+%^RDw7rtN6|iZf
zo<4Q0llBaWUgQ&`y^jAgMPFwW`H8N&4^hj{(rx<q^v`>mZ!x2;NldaF#TscvuyJ&$
z{B6t)8FhuTDd!sRWXxgYuUPfnShYi3<t4vG!aT^=A^tAF*Vl31PWKR^BXA)<U;+F^
zq*H0lyyQ~y2`q#ifqgO5<@`naly#`LM_VIMzP|6m^9P}BE%M(byI}y_*#ltq>o>p{
zg*qVcuC<pDzDL5F&DVH~VLNf33x`j5c6)ca5o4giCz=z^<kt$H7yi-ki>UJ~;f%7I
zjP(uu22<>E!e>F__Z(=5wdJXd>ea@NkLPHN<8P@B#w!=&b@&o}yygKWW3jD|8}QCW
zFBxSXGV<4`v$g(kn(_XRLYY-4!{v-Waf4Vhw^y?D8OaLC$YAj##s+>z(16pYA!oX`
zL*D6rP@EVbI9AX}A6uPHpM%#-oc}cWIXh<!)Bzk1{@l$f<Lv`vSP-3GTIUgNgkuL=
zoM<pll)aihUFdCRk0m-_UqN<z3yKaQe?lwyX!?CKn7>tZgR2Ak6y)!zwT|(<F3KOY
zvq4(iLp#IAX@PSGyQ3wHK6GGT!HoCa>`0r4XJfG}J0Jt??04`t%#|!+9JbLa=+gsj
z9qg@m(tI1<+dJE}eX6-qj@W7BA4LA3#76Ucxmz7`Y8dz~RUGv~_w-Wy$PmbdE{{W!
z<X0uWfNtsf17a`)*u(e^y;Cti>phK_o9Wi&Uedp~#R)b%{IBQ}`B;v^2MfFt=u7<J
zyPef*zpGT|+BReDx)AGyJA=7XVnLr(!d&c&4}w2I5GTn3n;7tGX>;SSN&C|RTH303
zuezZJItq297K&rst@S%0;fZzOz;W%@9SPa6A^5oRC+X)EcMCP=($O@gvF}O|O;6h-
z`0)xb2Td!>of3r)nst${$&nS`6S-=q8{->q#~7*D6Ccdx1pU@qp)2Rc&9(&r_#Zn5
zi+6e{J)otpii@^20W0iRo*vZF6LE`eQ=mtEsmF(R%*A6F+uybu<5|Lvz@~T|{e3Hq
zIS4+l`I=9N>$g{@k$irc4)8^2`jhvYKl%Jtuhsj!BK68L%<tX)0>qBdJjd68Ixl>A
zzDtp8Kqh6x?@_&|a9xt>(j2GkTju65Qv>NsF;suUesW<I3(XfK<paozFpGtr#r#r;
zI4WFo(CJvuLO71lwF*30B1mzP>E$R_!lXt4bJlMW<B1rdcrNC*LEza*#Sc`s!=Gz|
zPyK&TzXLI=Bp+3f51I!Nv(g4X3V7kdID94vHD|BX&Z2SF_mX557lNnAFLhg>6yuc7
zeh?`A$%=?w?DY1j`C1*w#xalOkl)7gf)VQwN^dO}q$FeW8zO?76j-GT@2!R6bRXVZ
z^C7S0C{MC66m@JYH+a4Ee|)Q9lS9un*t%Je>~qjA30N+Y8=E*kh~F)vAv^hqRZ`4{
zy?Y^JSRVrCTOi{#&JN~;-@_;2J&pY}@1GEJ#BETlGZPfo)WIGCA3htWJ?8boL}$Rd
z0sXr#-446K3fS$i5q9IR1AkZxCv=%t!=tqM#|}C?=iE4=$;-qcvIjA@GX4<Xf*6DE
z$SLq*JN{5FE{c!H9-*^M#vl1-tm3;eGrj9f30-aN_&W;S!pMFEylr<i;fs?)d@<+_
z4}8cn{;*HioA1eZw~yH8MJ%uLpX%~niu)Q4TBP<<yke@cMCfS6O?qAPD5e*Et0i5I
zd1)}_CI7|xyu?^^>)V&_bVrb9Wzxqod=B{-kAf4<5Y=%AlUjX7y~~U`>rwu4q=Ej4
z-%pcZ|Foa72@_hW{I{rVmc26Gs51|BpnJAnWaP`(tH4p%kF~O>SHc!Gv?rf-GNA%G
zKYD<%M_WocEaXR%JDrSeX(68mhYx%|9fH0%`uozpm7yK-aT9JNtJt@85?<JIY+%BX
zHmqj>`wr|GW%M}|d6`DEi}?cUJB>b{RqC{%`l+d~AJ7I&yRE7^MuI$IEv)ao4zRNl
zwEqHs%U9})DBuzPo;Q}cX@0a(OfTZ70k@6TbR%Ft0Dj!TexVexXAqn8dDv9ciT3BD
zT*JJWKck8bgcR9|l#Mwh_>5q4&W8OqC#B<dVVvMoKG)s!&h-|5DrlQx45(ewH`z7=
zx3i)9G(Rlqaqw2_9_aBtR+)_8H+(-BC+Hf?SF5d9p9q8E<?#1Y+@42x3wyH@;t}it
z)MB5OiHb~fCKE;MX<KE~j|*5!)*>D=myM(M)J*ow)>JX`Vjy}8KzAGb(U=dQBeo^g
zoH1_Jr@GK)({Q#UR0N(bW^JL%e)4k7aIx1%{p(ZP;v+ngA7!=!Rs-S~js~sUA-g|N
za@k5R!Kd{n`5Ab6vG}1cZtnGUV{RlJWWze5!CdZx?;HC#N8((zhXJ3vF=sH^$HCqP
z(a-`pE5Sa6LoD!>fIbp?-}O1x&9jYI0PGD)OTM+!9WRc`x8sv)pQ{<y^LZcopnnfO
zZ$Is~VV?*`a1W9#Lh-pH@E2nTo5<%v@CC74E)Wle6{I2l&n3e55&`UCqU{=52Rc}D
zq6F}%@3g<0CvJq@eh4;Ep6e=<Ga2P1!0WzDFGsdIhf6T0pxj`ioCoE08|BD8&Mr3r
z<ph))!XAOFKPl(2cf5o{F5B!?PzOASc+Z$u20gatwaNLc^*h7GJw7}8?ltr@v3q3`
zn=XsYi@XYd9-a<%_qX*jhrI>tGOe7QdAuW7rFR(qUW7h-A*TuaE+5RrI$|*POikh`
z$ieN{S3LxqisG0KN+ZSj{xr&|>PW~C{IZCZup50E%%a|&OR;W&E*IHl-_B)gym_#*
zbesb6Fzlavq;BY)g}pP1!!5!1TE%zdnTTPn5T5rrg`avu*1fV*sF1G}_rj<CA3w#c
zO%x>A3_GSwDDxp67V$lqUDqIXS=YNq8c8OQ)@6lU=yT>Ri1Gb}0^U?+Qv4=#2+oCU
zB_E{?dWGTzb6NXV$XmjJH3H->Awe&be!-lYg1-R2Gh0dTkdC2#icCsHp=(AlId!h{
zE*sg<cp>(8O<32G{-ZL`9q|-<95&V}X(PKUjo+~SB%FO=&_S6tw9zIpdE2?*QG7i4
zn@C@ft{@waNn>2l!5LY&T3QW%Mg1@3h%C%Tte;1&7hQq&x5-}Lhc&JqCr|b|#mWbu
z<A??#aHBpEehx!#f-b=C>2d3ee;(h#Hep^=VH2xilhuDs2~*NLm>uyQnRq!H=eoC5
zh7Z-`{7f~uuupbud!EfV4Er_d(abj#v2`*#@lZMBvX-52EoB965%N7BY1aC7*zT3B
z&)aK#3gmvN`hIJ-dg7toYC)T#o`4_c#6#VPv3tQD@#TR3h~89QKz*yHT`otRCggpp
zF7Me09EnFl;_J{gw=`SDE<E@9OIQ;0U69<!4yR4xt-cguT&b_TpIi^~XFX`Em_PAz
z`qI7_#=m8tE+)E@F4k;o*pG-`Z5;yoV6R}Cqnm|j-$(=vwhnc|X7GdtgHLB*pN#gq
zwiP?Q*sJW#fxTcqAqA1v0zbp4F!JpfCweE{tf~`S3d?}c9>shV>$0&W$xAGEVU4pG
zzK>j2>JtV%#=3IF2cZYjNrF8Ke)w(X%|66v^<HAx?86=t@kUq5T<6<vS>SUBLqk@^
zPX37ISkRN|T#9ln=1smILZ8z+<fD=7lR|L<Y?^h>ne3`<B(EhN`GW}NMBTqBHAol3
zZzXu+;G^z6Oj!GJapoqcAnlIgoB@-Tm0oDu8-{E=oOx#D!|xP-e3Q3m(k!>29JZj3
z@T-^Flw|syqJ|r;6|eq&9#dW;ek&AD%vOp=J+j#1yk%Qa?TwNk|Luh3#7*;Y{^l9X
z!SmVY@s#<f{Dznt$`cO)&a|?+e=KwFd8QKm-s*ivyfy^8G6|d^|Hr~@@I8+Le>dc8
z_Tnm!9_m+~xY_&gWlD8tg>GLom^Y)|q(E&Y;_Cn_yFO!??Mc8mPQDS;{kv9&L3bej
z8Rab`*GPZgfF&Xgvb>eXOjT>7x3zJb5_ekWVBA~*RlQSc`Xnl2Ug|W)Eg_>%voK%B
zfk!*$s4~lD&^^bAxwCVldAFRjydhf!Yw&s2j_cBhhb~M`Mw#c#DQ_CS4~fle#C+eV
zs>@vtHnW*@U8`lgug$W}H@vDnw9Rt8uUPnd$Sxia7YZjs@0w<W_L!~-T>+VLuqiH8
zy#scKBr$eRyvZDuFV*%^ehr`KJg>-p1DxYh;u8fpD~J((5OVctyxH7|7@|z41N#sT
zcDbt@3wFkA$qO(iq|695g8g7)8xxZ)KLm_FV9ng=YWpMue$900FfPE_UGxrT>=gD=
zu}+h_05?%#>GY;88SfVJK5xFz6NE4B1oatT*lM0?DfK^Zmi%@motD@=3i*h0aSkA1
zY4SB$?vgFSYaz4H6nNLPIIzbwF96(<gxdv>)!pit-Z#Z}gKvv_g4llr&iTm_R*@V8
zn$%#AQCm-q*;xi#Ki$VZ!q}a5;n|wU+IuDTXrsWUAZA%QotpaNW_`aj<0l>%g4lqP
zik)u6gdM8I*%O+BNCz|&#~_oxOFF@G<fDTxIVrK4MzoW>2l39d7UaC+Gk9nBMLXRA
z)VE;`PVoUuxfk}?B>6u0*PNCWm|Is#0xJ!m9i<^>EXG6XkyuBH_Bcp}>(P%sHa$uD
z5l_q~cO-MgJD~#}Y>_dyQQMW4=X_~%i??;C(^n+?GBldS_S@JI4L8V(@A?6_jWlqZ
z1l&ezxOsrvG7N7`oGDGPGyknPEe-O$m(d)M0DfZw4LPna;C6?B7jWpuZ5H-_p93zS
z5!Ne5!g<2Op~*}+p{>^;PiHRDWive)b^~HB;a}I{G)cGX`up7bigm{PHC-Ho5aXxE
z)rgtdJBqJd{iouOZhEWu$W4QbCe9Lyrr*Hh`)7!IZ>DnJ5kE$`7uUR3eEg<&p{w$X
zw%m|c^xh4B!8w3y#eK8)etz}qCoKDJ`WN2sQ}@C*{jQV7`#$&pSCdYeq~j|BU(&1m
zkIyUosrefQ>~)-LZpnp@kk2i7u(xFJ6wNOsY#4kv%gShtOl?@9{~c5BYL2mCN$yXi
zwqlcZx>Gn$6a5qXA<%;jH#lVz)(OYY%>KX*|03B0fC(K*zGCt-Qk?lwoS{1wz6v~`
z*|MztfW*Gjz}O?Ok3LQe>Xw5Oio?}|#0McmGg>y{+)fGm4(8V%#y7HeTF8Hg-{}(e
zoRS^G97CJ}_wRI0B>KSag4})8ID)qBbJ;(%R#UJRq4~K8@(&m-#po~1)ALtMYtEjl
zb)V)*l)<eDtQvpAnum*pKE#)lL3j@?RUFA@En^@bRmoJ&Ww4J~uY>Jy(VCjErSMTy
z!$08mHJZt8mOD$3cM0+&HcOG%8u+pHO2wXxFJTGDmMSHXw1l98k^!7)%1{iVi9X@X
zs#Dr|4K4QLdH5d=hedIh95>%5lW+50aZf-L=LJRh&@5tKSYkfqKJm?f#DZ8?t_Kcp
zVqUl(?Z-OdUx4kC*)?3;1-YqCnngdJ3(^i&0$o;>EWtd5KBk**$oMw0J1{m&F*d)8
z_rdSBkqv4iTOIFd^1mT1ZKAalX!4Re<}}6J%wMrA(X9?nrY#$Mb&4&4b#Ocd`fRm$
zy&ElKyf(|~kj>%<+Jy4Zt@y(GA*>4vZGR5UhON;JU2`++9rFEKS@bl;W~B@n9tmC7
zJ)XvWFl;aEr?CaFZGPrv(#}$sWxqd{-4r<VOd=l7xl_IdG@ER>Q%;x@-fHaO?qP#8
zyJ9huc9YG3c(@j_13a)Rx}UlK;U!EttlJhVZlIX!mtjv_!KA-X?05&-2aag(g>iLg
zU&LCG*-U|pF=xZx_z$fe&EWUazdsNe`}gJu$&=eMPo8W^;7rVYn75*zWxw~S%a0OV
zkL8&Ed82QtdbLzUeX|J^Bi6Y`^PQ62{M+~;(B5VFwoEd%@|V8ISj%&=*}C!?lu08m
zz4Gp8B*X4V=V(5wH7yFmnigZ&2U-g3F6i((T4@h!BYP0zyQVe8-b!v{6Ch`QbK!TZ
z8+qOEqtiHH{KkR4@dk`l;a@W0rAkTjFz`6ehBP-~&J-+O@TJs^GhyKADCQC-(R{)z
z8OTm7;I^23Zi^d!(`X=3Oui)SpQEo8Mn5N&BW6Zj?v&Vqt<)dFwFj{tec%CozNu+F
zpKi|fe|()@z90IO>tq^_^XcW4#{LY~tNhsk{UE_7Qi8Z_(h;N|xDC(s0iA`i!X~CY
zV%i^$vBG}+6c|T(lj8S}XgU*ic_-=6hR<ey0RJiEWqjP!Lwg=ikE0mbjaVO1jO;r6
z)^sUz2Pjs31<F%gF7^NpME|mka6){{N6@oJ!tX-Amasbz7dg6=^69K$4E6!n-|c0(
zj?C7N;P-Rt!x+Y%`b>RwT?zkdR)1+;;e9TL4Nty*?42eH!S~k=t#lRB+=1VNHUIKs
z<$^G~w6I?GF`T0kv9=<A0m;mN)oW9#`dC%t^IqR6&BwKP(yc;4O`%8j`Pt$K`E1PM
zt%1f7KJ0lfzVftIW?$P7wm_P{;_1ZT6VU*zEmP(Nu!+{j5r@`G`T;txr+KnIZ&Ezf
z+hfshl%x3wdohS>o{M<Zx!}`<&cVXm;3m|cjCE3-a0m7<&+c!M4A!GA#q0@?L(Fs9
zTH6Krs6*^3@kZ_cE|W|)e?UNAmkM_z%5g4JpZoOlRl_h|WRsc6o=188To+<QFm~hz
zqj8I3+@O!3yGXvjj~Ky;UM3EfDF%7PFHI4_>V<3%O4Gg$&XBY~C#F~2EkVX7V155(
zyM>P_w-xBg`ItZX{zj^lcmn(P7;Dl&19_X<5U|b0(wKK|Sm-4Cf#Hm3F5as^leGq|
z$^R4uJk5^^J5#VJ!EYn~5YDYf6}aMnzhfq1E^seHIp#fz3qNDnH>Id&V(<dO2m3#u
zFUnw^S%`URBIf<*p*`$D{C+k*DaT!%(ayoscpk-^w^lA(k_pGnal{YDdWIJ5*Y*v`
zr`K!1rg7ZuhM(6MM-ey?Y~let(}&dMTDya7%Y!A@ACOqA@7utEaG8#03C<*!uy){Z
z1UL*%Ov)+i$00{N3P0Y_aI-lF`&XGB!X+Drzh>bOI42IffWx1F!(I&sY9Dc1hiEKt
zUNuOt$6;P5#2U%ooe4Pb=P~F_{mK(Jc_&%cc)MK`C#v%(;Y~KR9cT7(u_o<Pt0iX3
z4csf*5yu5zxAb(Ws?y%hR_}aeRs6oo;*n&|b8=HolN`5fka4CkfU!xKg?RzQnPxgb
zZ_HT-$llv(^k)g$qjt<_hxliywm)zTeDP&|B>z{ou0AI}f|oG<y$rlX_Sp}iM;VL7
zajq_&gK<m3uDO)8W8B&?7BOiY_HG#qC7IY2-fqTrDb6sIFe~!zm$2YOo}8rgPt@gr
zQwsmr;<$rd3%W#+XHFC#rYm8Npq_%YraS3iehDETC|i(-BmEQjj1h|r-qYI~n$=zt
z@{hnb#M{&Lx14N5I^w8%PHJ;VDb^ncwZ2e)3Dy_i&*oduX9s&9_$`(uYwcKpUsrgW
zc{O4X<Sqv*1AezjWd?rDNJrc@@G}EH34La+QJ7Egbym=0A81AWB3cQ^6I__DHF_BR
z!fy}gaYAd4*4m8apuK}yy(5UFb+B=0?{;aB(H`{+XR&)6h$-gnb<+JqfWyQCMjy@S
zAOC$Wee+lxUoVPdKfM!nGvw%1yo-sX*$TOBhd*MzT!^*4gLMM0QkMvPdeKMhox*R~
z-G*^#CBE30Gheo$TnWmR808Rz`K5AH-oa`iTOE=OYk4zt1BXR$a8?62#N!F`0eLKV
z0O!##pWD#(ZaU`+9P5xTC2iont>(oT2MOcA5)Rfb4MqDlwi-T-dGbl{0mc@-yhFez
zB4KY6byKK24s{Qr?pDOjUJc&NNtCd#l%v(P#TBz6@5lb-35{21&#<eF@S^?fv%d-M
zY7Op4jc$ZfDd2W;oB&q@+<<}8A>ed7;bin@qt>5%^iQYxSkyg$x&?$2`eQ+VUNdl7
z4V*;O9n-V#D{(q^{9+07C^Ux*JkOfFZo<5z*$osssGn;+d%s2Lg*&ldH6H7`n_;`?
z`LV3{IuZHnh4IdMtR-kqTicsm@?p3THf}8MZD$?U2XyXga;4&p(K%%!Uh?hHJKcTi
zOaC#UY$|W96X&Tnvnf&lc7YaK=&F?E7~-)0qt5Od<dMBiBfRjDjdvcTah27%=hJ8C
zi{{tndX3Mk{7JMp-(1S+FsLUJ?hxwGr>7IJv6CkB3x2CE537?tS2sY7xi>?10ara<
z-sF*G1$TzTupXxP5`F)Q&P{w?5o331{m=8D|JX<7{a2PXdEXwj(@o_kRLYnO7CND$
z{zJ4TI#WHOGcW&JltoNo1L6q}P#(oNa{Docy#KHC;P!^B!2l283=Ow0J<8d$BAj2Y
z0dC{aG2#aV1soxMA-h@{>Tq#<x<>*Zoa=QcQlb$1z8JSS@rHvfaN@k$QKBjBeTtxI
z39D5a&HMeZ(>iA&R)@|=P|N`0w491v#{DE?AjjhqALC9eYEv5Oljz({{m@$#Y3M46
z;4B>~y2>zr1W><}>;jx`PTkCKzH34Q2CIwqhhQUOo;(s>jxy-uScft`f%8DX%?`Vh
za9iU<yc%%JO;UM_hMPw_SB|=!G?sP!_$>r}Yk^<X`-y?yF$2HVM+dp+TvxyU<AQUK
z4Yvh3U-Bm(kCavq@h#w2ic|S2o~76ntO*lPQeA_lWWtKDz)5^0R7rtS4fj83@e=vq
zom|MGeqYhYuyK!m>8>K;)7EjijZXYp4m^}!HF-(@kQ_E>a=6fmb4Wc5v9yG@8UADa
zJo_5D-$2{nZ%^(7={Kc`ZaKiIe(S%W^AE$v@n)KQ4-RE@;%ev!#F$`CyT*ArV;{?i
zcY!Y+dm+Ej@FiO(CQL+Z{zPX%trRLpY-tIb-dI>AhsJ9DW72um3G$QWGx<P1##iqf
z`L}SMbih4KF{58YJni1v5!lNBpDDlErS*;aP5Px_M1xoF+d{2x)Gw13r}>c9H|mex
zw`bGTcj_1Q&jwo&=P1#?+ywdSX-`4GJz2D8MEl!#Z{29O`QVp6g*8#)Wpx9d=eEg6
zhh@h!P@DXZ^9g@4ws=7N;f1Z_C+GY(uSAO<MT~7V*0^Mw9}ZLO8vFvyy1e2Ee+gnC
zk}}FtK0hB+j(3iube{F74efUuI+e>m)#)z&VjTSW@OQ8uowI)G8`kIY5<_`vBRd{!
zRqwgtHTC-qYmM^fiU;}SY0^Xg|6)M~#(|u#{~Z7J;X3}B?j5k+!&<ME^zUHoD>F|t
zDAY%TrYaT?#5ti?#0}Wz(PKFU?EU6I-YH&r{CHi48TO{;5p0ZoE3FB{t0mgMqBt!0
z22h@9cO8t*DnG?2|2spLN$=9yd5>_lOQ?+oe~q{w>^rwWxAfSc>m=+sa(?R>M)z3R
zUF7Sq!Oy|xFNuwp{)s%=OTZm;QVjPO5f87%{wzI7&g!@Bl&p{?k1`i?U=%uc4g80j
zAXjguV887m8gjnRG@g;<*3qyV4x@~{CFe`|qg`_A%`WWkK>n)XtI}fOT}4kE4X<aL
zToSvmc{tXjn3Gz|P1SCNZE9tv!!Db!rgbFnaR_g=)(Q5u7-IQl_9^zWZ<K1;J<?M4
zYiVSC)IT3-iGM`>-Rg~P3cJz0RJ}3Xt$vEV>|du9^&a5-=|d+F4>{7Km$}Kh++X+E
z1lLXC&;0dfyKAKQU!M(fTEhO@M*HkB;c%SJxM1J9mCpGLVwub@f9b0E2)wu+dsK`u
z*ui?Nz#jBB!`^J|V|Ms>GrQKa!)-JN?}iPg&BN?j%^we+9_+c>nz=mBDkA#d4BcA;
zx($k(HG5i)n`U_fW8f#LZ(at!)rDzC(b4d+k1<a|FO;H=gg8Fp8PrJ^kiP`}Ou8SV
zzWgkYF*dz{p)BD6zY}al`2gV};f_q+{+^*a9~Nn2RfF~XFXD{dit!`c`mH$CwXrVD
z|2ddntt}yI7vfdQS}+eZU>ym+SzW)a!TD{K2J?$&ejqD}ubW?MsUCQOa5X`G)|WY@
zdqp8sFPP%Gy?<_dn#-%>y!Bn$dg$xqy`xZXpX@E&K3`UfDM*3t{DKdY`+3MVrFouY
z9c#}{q7~gKK{V#{T?&{nVSJqIR<gI&!wwK|mm=1n7_*PGc@i;t2l6mCMm4+ic$ntG
z7(4Fd^qc}1G$)c>+K{u!E28dd;Z4-N$oqTq@4c`;Pf_e<AL5<#xaq^;XFi?%0oev*
zvu%NW(5b4Y=$;7D15x%r+W6Cx_-Ri8@zYs-@haZQhviTfV$BnUJ@AncmogFS+{`h=
z*XcF};*qh3j(+R|&ojvee+<Rp!6_$Gj5XN`-RkmFyJ7ngZFD)PX%NAObT0+(-%M)n
zYvx_jmFHVO^pC#=2k{igm-XL|OL2tot!i>ZZ4eI}b$oFi<ob(0IlOk1qw+YH(jV_L
zipE(TU8elRk998Vq%$o(Yb|7g)-XP$Pc=!zt5k;eRVcqfD=T%@qMVL{qmjzvY?)S8
zyN40D;qE_~;v)zK<#V3TsI+%>3-&y^{SC#U&x|ri>n}s;l#hdv$fL6?XY)u$JY?8d
zf)=}p{^wJ_BrQgg=z6v-Xf*uebl^`;kCaxA;(yNCzXIypU`N3o?<GGr={|<@4pg@Q
z{*}*-_)+YWON3(`U=aS~5996HpmV4^#bc14Mx#*{UK|hpWaQ(Z@|q9e?EJ&?$=65u
z@VTU^3{U4z-k;16eSD=#$>&(POtX0!PFrNO4|&H~HqdLSK|8`Jh4R^W<IC%spH|9=
zV&97PQ{{lJV;u1BoTV#omp^&?(QnZHtgQAuUuwTDE`a7zj-<DbeI$mxBb=-HM(t<v
zzP|reS?#A#{)_#GPa?a0I2mb772K_*j}39tx%nwdZQ~wo;w2mGaiY20@bhN)P7jhz
z%<a}HltX?J{(S#R9o%{O(_!?7+rH1Byhw8+_L_<Iwg(-q4M>X>;Qr&BvpQi<F5xn*
z)b^lLqVcO@LYng?z4LM7&urd1XTEV?cZ}eo{_d62H2x-jED@-UN{ufm@2l#|MtzUL
zn?$3(xOKcGBk!x~vvbsc)u^8ttmAgh`b&=X%hoybK}#-s=gJpZ_x5ZWak}wmKmT(a
zK>Pn%H<U_>6Z=fK4}y7>_y4p?a+D-MtM2XO%Mn>U)^RC=uWM6Mzps;M=+)vr372!>
zla0$c^NsQ97^Kt0#x9Qk=8D<+o#Jo#fWs|qbYBzg>)8=!Nb@g)ZooSb)b;cZj8O?<
z*B#iexyv}`_H)2XAss&0&f#Te`HeBAP~G{+=k>84uaqFheH7wi6L~A;F`6H;I_|Yz
zEqg_$+-zB?J%4k>)n)YV7Uszt?Jn7A@ya=toFMkfGSI6CDX4S_Vx{b^jLPqfo?X_C
z_Sp}vbJ3m14S8OlgUyjYKn&rUCvpNb_v?D=u-2D<+OzS|*TEW1pEwvki|0Ay!JuC~
z>Qnh_el0int<K2%D*D$NWo*o&(O+A44WK{Ko%WLX`ijPaXo<9b`;x{2HZ#s`U*&Qb
zW6^EX$AaQ+wvYYtSWx|cqKwBFPwW*dzqvv!Wp5qC_)kccB4*idT`v2@x&42L?ZRBO
zNkP1otn>DSl;DxTCu?xNZY7>~q&M1c2k){|Zp-a5!J+<Z^+?BI&KQXMIqCB?^2X)K
z0sN^x=`v5RP^0NH)SVA|t;uZmk*!8@8)e?O&ua3)7q8jXTrT;O!)wpc;gLO_12~zf
zPH7nQy^XDi-^si#+=Bp~eK~$co#&!ho5Y#r=<|y76^L7)xCZ)-eW;_fm$`9TO!j~d
z>AZP9#JhF1PK)|*uV*jeTgy&1;XHDa$XZ+q{4ymDQ`m*Li9PDcrq$}jO=eG2PT05m
zMmStJTO=K%cZAP2rPLoajda`^F2<Zuj(1AmqZTU6VG3Y>q?6tcVZFD}9`|95bbzrx
zHwtKD2j0uk&Tz*oA)IUMqH;I`eHt-BJteSZX>XD(>Fn2WIl!Odb<kJD6YFJ6S!Hej
zUlbSZ58oh8^=rCDoGO<Cj)ys0tMHWBzU=|FZ(D>3+L{-8J72A@40)2RI{k;TPq3!d
zedHstKBYNWsEmdn@143la9gnsYs{xhGgF~EvFAg3Mh^C>GK0pQ9h5fOcgskJ&x~l%
zk-AN@)jqF~SRApI2PHatLHSio`Iy%Ht<y5{B^aYKYL5F()`>G4Iexm=2cN$_xOE!y
zkJQeU)A*gn_!YyhztOGW-YJ{I6vX%)*rT4t`2D@nia7C&_E~<S_bAYt-f;~O#_wBA
zG^WLXSB`f|-=lu3vB2R9!AGr?!#ygeTJ2%P#I$!Y_AQLxjqV1#qr8jC!A{f4^}+Xv
zJEVFg*4dU1{-XZz^HoLK__esuPuQt?87s=bRt1_JnjJhAF|lXoeAsdrfBufO%UA|K
zOJ=Igxz)ZHxbIGq>{_ueO7w5d+vO_|FAJHpeJ_11Za^G7Q|C&=6F7U(V-rVs%UL<b
z<d)_f=qwNRz?v<pELjfv2@gwl`y}s3!`;xhT6<^NjewPz+TyxVywSh9wk3Xn_=0a}
z(QTn}c28T-`Wocw#@6!MOI=mC*9?9U@Y+4#wF_FYAAL~QH-E%Ed|l8t&<)t@fzAOQ
zFO18WiN6GGP9?l}f4LsuPp%JATKUf_GT_C+bNIjElNy_uiu<yWXG08@191rMUT1Yf
zvE)shzS@g>Smd~Uo*aU_2!b~t3ik!*tbibvl21Hi6+_<DwG)y7mTW9%w>kaR#d3M=
z1n^TM_=b4aoE+weW6W7s4&vlJ>~-9sKz#8bWbL;8^`xlb`4MdRkJ>h&UAh~M<PyH%
z?W6FAIpdUs_#y#oRXnvjBT6VnO{2RHa$b`L{ddvWX6tD3VPwyP8a+W%PAC54^op5u
z`Q3>5h|8}&9v5!gZ^U$AEE;E_9L2pTC^yQ8^`&;{E_oSw6eq^VhU)Wn_>;HiFxrb|
zwO6}xbh5&jg9#?pKPr5~^)Jd%`GN384uJRDZwRmMJn(V`z`KUZX}U<4CEic|{HFFL
zGum4Z`+KK_?g{fMWMA&vvPxpGEy=DV`;u%+YLDzo?1O8zWjXB2BIN1&>0e`Ca{Gtr
z^uoGOVfo8TnSeGCUukCkfb?Jj=d|YqDDI{R-z|{P7U?_uhW@F8KVU-{;V@KO62iN7
z?uePxQU@C|)@-{yU?UyEB8aPk9AK`|>~EaAkRGf|N{B7^82iu;HoJ_*%fzk=9KjuR
zyd0++e-eH;=T}PY(LB9!xIZGYK)~ER2k@it+th3GlY_lfN^w*c7DT$D*$xDs<?lt`
z)KU`*1+?~T;eZIgLlJW{lvgs`-Q_?GK7)*Px558YrmA<j9JVnb;0e8{o!7#=U)xy7
zu18<VX0P2wxbQUv$CE#?ZtC~Hn1Byt2Io_y9<l*xK1BVrNxl|aZLnu&B44F(Apfjk
z!vgj<k)Mvw_3;y+zqq{0pX=vAF(36zrF}}Y5l6YDkg*tKYl<PS^;8%8t0XIRPcqka
zuCq2K*?3El-;V?0y&@>buop<a+qx%Bu6vF05tOSlU=M?xPVG%WT8FsIy)(;?MKDXV
zV8&KXO9-<h+@C06{Hm3se_URgi~YuzkIa>*EsDDvjxnPBN5rM{i0m+U+YTG<@OB6O
zZZ+DcJ%!z8bR13@eM{q=+JD+;KaO`!Tiz$K`6o*{zN?T=@8ga4C0cnJXZ??lD}QqR
zRcn-+g}R*nOS9<cK|Zy|*Xk6*6%(%xaK8CE_}!oB<4fa2ZQCAXn*WXC!JizT_WttI
zAcvUK;2(%z%6xUOd&R0)fa0=gjxg6o0}i1+&}9D5kG(&ffn@s$r#jZ4P<$ovwq>Rg
zz`G__b?jw@(yZ6EYx0BlZ)6X841Bb`AK;Uj>XXKjozL#YT>DDAp_uuaPml4%?QuD2
zPs%~-OPFU@1gydvfuNYcJX?ksH7R2egYxQHUp&AP8XmM3us9k?#yb%nrTfa!FHToZ
z7yjhwUq|oQe|35j|MBsp`REPjS=k^M-$yylNA%9y;ZHsup7X%lJ^)_sH-wk@^xXJu
zFyPUg{36Q8z&{7;i8)!k7)SaSePNhe2k4ovqfgXmpYx;C@YVe2G0JDJuWQHXv~+M-
zUqQd_|8V}FRw^|J`W*8W<=c(&+3ig++EX~Juc#k8NBvTxe)JpEm(NkZ$fz%Ac})Aq
z`Gh|?zc8ad*{jf3S$jCNA5Z(UH0Lj9wrX~=Jt@Mj<bFr&VYapR?R0DL6*q)nLymXS
zcX{aBaPadaZ#k;Z1r(RO9_6TQtdqymUS0%u>_!>}HEQFZbr&7!Z1OYIp?tO-$?@h-
zj=zj@1cTP!bQX<dC{s13nfelGFg4OV$nmAPYX{2bV?Nn&-?C=M%r5P|>_di~N%`HU
zDV6|hSp!}K`+x+8?+3q)eA4R-bAXQPx$Q5GpQ4rjydtvd>3Hp`Y4IvHM=HnnH==AF
zzUAhW*5fzn3f?dN<n^OQ{SNfYBP<&*M*4YQT1)&1ABZCT+bBqfY0QQq2At-_QB)tg
zTw3*XV%EB-vrgMT`zTCf=E1%f-(TwK#s1j{pSFKSWt96yCux6<eiNKM$X|~%D$mni
zMOr=5h`u~6g|yX3BYN?)-y$tG0N!e(Egb-F3DW8Yz>6Yn{s4H_AT2roUKP@24S-jQ
zwAumi97u}{fcM!c=&u3r4k4{-0KC5-%`*UAJJQMrz}t*8X#l+SNGlltZxzxU1K`ym
z%{Bnu_mRd1z>6TQZ`BvaV+zu`k(NCk64DMKEqgq2k(NPP_W1Vo;NG<X@H&y!F#ui%
z(smDk_af5T2f*8iv>gNBJ%O~;0C+K^Z5#maPNXRV;LSqXdIKKuV*u~<tClq%He`1S
z-pMX&{}6k;r)Gb^c~3%m%z#hza`FCWtXrSGS@Qm!_U0iMluxmA6rafDq4Sfo@HzpH
z>UJP)Dca=rER}CZT3r@=O52Py!j<oDQ`&l@QJ*+`N?V0A>O0p@lval{q7m0Ol=gk3
z5iPUfMUd7$0Nxa&(b#0elaNMZm<=x%X?q61>pQ9QL^gh%NINtDUI)^;2f%v~X?+9W
zZA2RJY&N_nkVd?njb99DBm>#_-H9}kmF)h`LK?|bHoO4RNcOVfd5}gjnhkFh(nyxG
z;n|QT4}jNmLe~x1@G?lN9RTlbq|F)tZwJz%1K`DxHXmu(@amCPHvrzxk+yUIy!l9r
z4S+WjX{!golaW?G0Nx~|tseld1ZheZJQ43SFU(peJ8AwTKBG9(!Ja7Qg&HTPpEBZB
z??1cscwd@-NXCASGe{&4?MOen#yNY=*<<Vv%!jO;7^T}@PiSS&zrOjV_Hr$U1OI*Z
z$z|>;#fx>i;rGSb?X^A~w^Edg+LpOT8}nch-f3=ypR%-^csggA>rhn`a~p8NTt)pM
zJEi+L^@;3>(WNCQr<F1CX&<+P@<F#MMUM^OHaVZS`SY9hCuX!q>or=lR4LB>{vhVK
zlj6=YRky+hF*kDlC7MT254Kn*%b_uWT?3jwh<o@ckK?5EjrxZ_ju(G&`-1iNcNyq1
z&F~>0exYhEXd}Qry9F^$1Y_TJ-u~{7Vb^Q)L3xdaRPJm(;jj^9vhm>U@+WUUhH?bo
zv1)XjXrSAnOi~nQoZ2S)jrOuAj?jhvl5L~MJv$R?v4%G}a2Gz}O=Rp14q?%w5$r2b
z8{I3XCCSDS#fPxpA|{)Sb4IynFBfoRtovud{%Np#5l4%d;3@mUQkywKxN{pc+m{(Z
zEH|B_Lktk^MpSq8t-M)l=LGqXGRq|f|5dkk&f%-+U4KmPZ|#9)Zt@#ZpE>_hY=}n@
zQk#2p9wuC(D1VlYx-C!tb2{=Tr>Dn&PqA48={GPYi{g(X_fJd6_urhTgN;w}&-H8P
zQRp9}Ro%ZVLFxF$560u627F6A!R4hLW%&925}e`p+z%fLV7`oR1y2O;mg77<`Js;*
z-$t%Sc@u2!a+D?CF~!B0=q`4gA;Uc|*jM@?&itz3UF)I|@)ulySQmm}0Sv;A_^%w_
z%^_Kh0M=lfTPeXE_h#HDBo~t$91FLvV-W%Ip>!63)w6&Z?fu2@$v994@tFsxUvw^$
z^K;)v=m+k`tHRxR&yLvdeH-yulM3#|eK<!DpB+0!ZPPuRygb$4jXIQHb^lJBmw66x
z-@o@VJURX1$lsyy!$5vIdsimKO3Q|><m1Snd_1FoL-Ij#(T+7s_LyqxGr9`^y!({#
zjqPmyorJoy{^si_8Xx)o(aF{PyVlU<3}vt$>YR_fTMZdGbVQeLD(lGlz9{Mb4&+5q
z_6noyi+D%OKE`0SL~DB*dm0NmYfN$})JyPt(w*0b!#^^{VYN|b7U0mGzV*drkr`QM
z5bs3(gYaABfJdm$)IU|7?YyPGk62F`FlenwZ3+%2%Hy1mc5a{I(M+yC9@6CqzPq*(
zqkPr<H^*0?J(1n35Uu0pQdz)RD3Q5R^qmdrvt)cfgZf3hM)!U=@vZBB9@hE_|2N$Y
zaCke>n%1h4c2|>rUlXS_A4mS=<5>?F=NixKu`KQHr_MW3)X5%4s$Y(CG&En343T`$
zc@|whbezjkhiI-8K`!vkk%fj|mg41e2_EXwdRIhUI`_fn`=f^lzq9Mxuj@~{R$f2v
zk<FW=uLtTI>Z6Q%&mbsJp?k;D-Dq^?C?B$=>!Hy}k~OYhqJT~Mhx&{26Y-T##i~X2
zNYHHAE8)IYS-)%37oV52N+#Z>{r7w^Adg0@XbIaAe{CJU1<I1}_bSjM`I;_z)38TG
zz}9t9MZYe}fiA*5KAptBgK*Z)fp}9D7tFp2+Tp$_h2;HZF+YIcDfsdakRIUjo<2x)
z`>27=W8`{b-Yq#>ynjYKDU~6f;`GJ23S}+IE&y+rumuUu-*2yrR%5^QRKk!=8t-{1
zHyh=s|9Q2s;E?)Q@Hz7_{}g<q==bK2{dvOggF~6JkMhCeiTcr`0}oRl5RW=O-jGv)
z`xB*}a)G|lwg7a*c?rP$6WSVrSp30=iT}N2ulHHYa_?Z_Pr;AX<tO0lhW}+#BG0xZ
zI2d;}!T%k989Mde;m!y>txV1c*Gd6*?}*5}$E64p=LJX>P%f>WQ6;<W>R<`m6n`DG
zx3V_^<-N~G>K<>$H(4D)tK(Jp)i<S+mc7_xACLWXD|FNN)-vj&4R^kwe}!yaaJyx>
zZ=3m~U&5FcTCT?(`nOf*3hRQ<#pvsrM!FXum&HD=6ngx>GW5`tE}U0pOgaR8VS&z{
zXwZ@EFb75<kLG;D<0sTJFFD^^*Iu2+js++6{-b)~;|ji2{Sa_o06T+Z=kRvmgxK!!
z{d>M&v<JSZziYone=7&h$~*BDml2W$%#FPi$2ZB4O_Doms}6Oz+-1u-=@P3U>%>px
zTt8v_uS6Xhdu<+syccK5`zYj{Pu@T4{C_9!9a?#PKH_~L`;5-+41)g&cZ7mpqzJ{e
z3bhvpgjpWU<5H*4;R*?RqyWBu&?(g7H}+xRXU7>@dol-oB7PNY9_;<m-i%!l>OHtm
zRtTWKJ(&x2zJAM?KO(>(jC9h^)Rw8<6ZjD4i6h`6iYxMf|8lx#2T5-y%=gJY$iKi|
zmFk25zH#_wI%n2C@T@o)%v)^(U*h*PqP?h{wblKPoc>&<zGt*e<pd@<Nj~5H5NmL8
zLXh(ZuS4>v%fwZPuezm$__c)Q4DfS(aVQd<X!!PV7A6K5)JK9#_zr|c^{A~~>*R>J
zXkMVS_lC$19*;&$;(d^%>NM3GSVwRFY<l+G!TaOZ`ZHdkdsav<;Es@LXQd>6wtuIa
zzMsd~c*GJ)hZx&6>2|>no2p3)v0eC<{Tra&t}E$$3+T1WGZJIdJsbA`91h<Np2L_x
z&)m{XZN9lqs<t~ygRyhah|i1s$>+y9v`_exzZ2ij0B*Nv_phUm{p$dlSG4&OJVtjW
zk*rP>a2W`m&_l^r*0CCMeJ%ECqCFn;uhcR}rZn};a-50t2b{elYUVyJ!v^T|<6c?x
zXH5!tr&o=N;WvG+fWApojXQB_<VJfyHp7lljq!hbADv5!9;3NSvkx$)1>!Z{i+kr(
zlO1z-0^hgE_~R%`XEP@Xbl-anXD*kYAscDn_~`45XA&Mmmr#E8xYPT&#-8@Gby(+L
z-$}rM%Fr6aL^hhSrXu>4;M_dTKcv?kwJy*LHXH5+FNQqk!yebti%Jb$&uYjHGeh4)
zSEm0vlJ`^RvllbEjl$O|LZvGpVUBR(UJ+rY6mS-oLfmLy72j}|z%v*ZqBG)eupT%I
zs}68P=xX9=;vo)??qi}l)EBBJVy_nS0d&A7eV(sR1u$P>yx-Kyj1zXrF3T%2<S_NX
zs7#>I9@fV3VWTY(?Qq#S*PayTOaA2i*|Arrrwn@1T*K+9>p-HZC;lM#;30!P*au1d
z7IhkKkiF1towT0sesZqlxB9(w54w%bMIRTWCHygIuH?b<63EpavU{Nq5M$};22Z7o
zc%&5WgH>?pbHgx6X3}!0mhgd|Tq&9YbPj41`$fv(xK)03AGdw&=}{;{^B?9Lv}K2k
zRL6CFGUrSBWEAenW1^MrOx#8A97P|7*Jr`%`1elt_yMp8?)l((&>r=}fpOW5K9T;F
z@VC;Clb-_~zA@iPvh)gcxw&2r(9={@3*4qc*U1r*V?iW+H$F}L3Ys?FG=Tre4!;tx
zXe`?eIU<<ELpr<w_;@O87C9nlJdF9>(487jp+2ui?|j_(lkPk4;4FhAAlwM|%GeN3
zq5F6c$Aa>Wc9TqJ!EvrY+o$IB_>=Qb{l9enX}^Co&W%me*8VBjhYU32yi^2wII_;4
zol(cQW>G!(ofPOBMUj#p7-!h*EaSftc?65#(782kKTAj-fpH}Kc3_=P`E^<LwMhO4
zlvxj47?YKHz;3cE_c!7j+9tt|b(@^QNq`iG*YQu?CqQs0R+_JecOZQ=>S8{}S@px=
zna0>^@mf>|dB-o%Wqd8(iS7*L^m*%i`)AjJt`s9zpnbQB?o}ZAFm^4z%P1fEf#ATL
zR1ccfPV%u@%!k1MeqX7N>0|w86ZH9MOyE7-C#bFEsBO?A7kF^pa<1{_<CXbeW4s{m
zRF01k$-9IzJ+#iz=OVgu#gQ!6&S`iq@~~fQ>tLRm0>q_mJC*NCnY;ZsH;DVd3qzRi
zPkJni5f6DJ{8wY$y9Dk0%or<@mn}v*&WI+zZ{RRkl)amf4xIpAq<f)X7^kW$Ceb%A
z#^O$`0Llf}iil3D6`)1NU(Ws=PYhEK8-Is4rz#WJI9djumbr3-LxCEW$>5%ni)!-=
zYUn#vmC*a!mN8$Uuq_}ldH+z`9l=SsD^FGbG=X5!{Z^{_^5xWC3G&7w{+OrZ9OXna
z(manb+^yxrxOlIiyKz)?@OY}Hm!ouHY5~g8-8iZ`eS!{CD}OnaNu&LJ>V__SJE&_o
z%Hf`Clza9fRh@%=E_D8tJzGQYe=0Q8cq*CC&*o_THH$yR_|Lf#=ly&Cp!GEh{>pT^
zAg?rTPKzYtd&q|{k7(cjqdng1phE<9|0IFE?s}E|GO|P60Qt36>|xgFC4Ko}Tts#d
zc@i!a+eNsw0B)0gzuzqU7;{fFqpA}tfY(I?pZDV*Y~pk(yF_qKPoeDfY);Kq)T5X+
zhfoj#j#r&f$DCxaU36a6?M<=)<gEFh>ka<o{8;-BogceT|JxnK{c&`U@_g`NW$zU=
zb?o15OTm9K?jt~Y>%jGQHt!PO=Hq@s`erjT{Q~3qk~4<$+I_;3<ZAZEZELYkug9MP
zSR3)&%>KAFg*s2*_j;u5z+XH5cH<rTxvQStl_Z}YeOLS@Rw3QO@}-;E45<=)*@16$
zzs(kHYsiu0JuE-{D>2`72;b{ghDp9|JbxuV>iV^~#g!5lxtM8&tI>SIpJB(_`q=U9
zpW%-QGg@uJqE?5nrL{zOv{e%F)8#^bt4ElTt`aKJME|Ai(ZsN#ec{6HSg_Kv4s+|`
z<P>3>FSRV@`?K{&HDj>WvUkr8tsCyGNwt)Ew-1xx-y0h88R^@RmO|Q;%9zg~)`cKE
zy;PR!P#Vvtyi1KdO6M@M^Cu&p@|w{0e%zg7!&;S>qqdvSj#)H^+?dy>T%Wq(bKFM&
zJGRnQgg)TB^e%h%a;@EM{pJ0z%c4Dx51&(`x4S$<zq9kflN!9E>ISr@=QpALHm$uM
z1#*x-5H7*M{hXl>f#(z<?Hepk@$F_6ipO#%Xb8Upbg-Fu<TsgejD0@W1sI>=`<eK5
zz_GBy>TuCr95Lwj-E2{6C+V-xpL1co^=S$23Ea)LG`<hJyU<Y{a%%Tp+@ZY}6qSZ9
z5$5<VhaJw?9oul8?bDw<F4YWUm*5V{n_xo?YJD|d`M9u32|?HQ;$C3z)=W3zrQ00V
zMNNz?xu{N9GW~kCq-H3_1MgSiTiV+F9dv(j0q&u7SZBCy1YW2MpYoH~19&h^-}!J@
zD;gb$@5{j$DQ?&|-B*W556{Iu(eLxwp<L<%`W<^<S@Ui-qtRj2zZXMyC7#5bOSB=q
zyZf(@L-;5+<+C1=QLP+kLiD&&qsNx5KLsqnP;h_sQGA;`ZiAouwRN$G)v+<))b8av
zqR_jgC>|Im?3XX?{T0?-N8nq^^xgfq60xzcEQ+lm)J;E?&yE#Wu^`SCgC2vh2Cb5C
z|8g4b0-utL77HbjT2_MZS(1(^89<Li8a;+<^mq$*<nIPO-ZJR1MKM*$poiR})8i$q
z<&K2MfFAdL4LyFJMUNeS(dn@a^uV2w@f^_N)pgN`#j!fz(qiV`Qs`YQS_PlbPvH}a
zMaqPCpqt-HnOS?E8SC&Imh_@-dP#ofXaVLb_^!}by0>$k3*(1#A)BFVPhRv_wz+1h
zu&w5M>|{-`*oXd}yb3<Qtnojnjl=&lg2sOW{DR|PM;uAh`F){E31VH_gZpwOQGcng
z9V|EUA?$-&&|jQu=^uXw#!^2kehe|kN5Vhi_XgPV0=qxh>An$t-3|S;7Ca%a$ugd)
z%^2^S@+F*ASHrV}<M@8eLlS+Dl)jB*T|#Gn7f!NGIT$W`>Wzq*O?Ub8=S4h1MPens
zS!-g0U6vj50=QqglfG|D-z;jj-zGQZ&6hW$9kXzIpbYbliA}ud+Wd=a9>aGAFTr2h
zew%N5-hAIsVF}KJMEC!@KsqHb&jb_haiQ-OQ@P9V*Jgj+*P6H6Hyn4Y<4n(f#0*d1
z`BRbqg1yZDd|tVKgm8KIxO(*`1?x*8e^M{miJqS=!{t$rrfA<J$|_tkn*m+D$o12q
z^v#MziIxI(2;UT&gzt8szYCq-d{?BtcwEF?nd@tM>Q?z%&^_@HqVHm?*~S)#zU1E%
zvWsNkfv20lFTN<-EWd3UB|hyJ*k{;_h2EK|1WBgpxAy*6DoApcSFeCaGQ0AM8el_Y
z<rg)=cX;;QR*$<5i&DY7f>e;|KP(oI?DWHnu^Gv3d_!v%<`&4?uAzNHLRi=L<`r$!
z$_wnFi%jfU7xiUk{*$ne9;mqteQAB_72iAR-Y&W?$d}K$IDY866XWMz$|_o>UTg6Q
z>?7DL%dtn*9gYgew|_6cujYlnkM}=Sd=NVC^NM-GqV3nww<5IuU+I6_{KfuzgnXP^
zJ{UHEXPls8DSSk(r^1n_ut-50i88=3Gn})-U&8(h*0yuKgT>R}ufr4E1-HS*TO*-t
zDw+4P{4Jv_=EyX)ZxLP#T*8zL)#dd}s8?Bhd-XQE%V%PCC)FW1Tl1X0r7XXN>J<nV
zhY04s)vHgs(f=agHw^eq0c|dQs<~!*!CCqej+@zg%6zs(G4PU>vg0^2Vh4{LmMo42
zS<cUiJXM?nAANfd%B7+#KVcCqxKk{l;H=NC6kC*JY`Y@ij$!<6rSTWo0e@830-YiC
zxr77$yeE`kRG5*X_6qj=Ab2hKRd3Jk9tqrlJ7m!AM!Odc1HQv&9SF_Cc+}>X)DVr)
ze$6D<m{ZaBE1tT2`lZFqkf$pk2bcPbgel=^xOaYh0qdD3%xL0tzkuE7zY%|N`~TuD
zf_wVuetAL25Bf_eyFHorSB>semikTf6NOg;<5?_2b$LCa`z0FPf7VZTg0nsE$Nh9K
z6n+GpXKeqsI{PGF&uwNEP4jWzzZG}=7dck=@OxX7Ey9_~B{-)ySFvjJdo<4Zld*ZA
z<0>fy9w7QqUj$YSew_jOR1<wBgC|pw{0pi<lj^aH=X<xeC1oewm2Jpqk4fiI1{oz7
zBr7;mtH~6>)6%9WL1F!|kco|l?2LCJy#=xMlk%Z+efif$9)fR?aAU$=msVbE4Vv(-
z!;1%Xym&ob_Nfm$Zl3QoVZCw28a?&;5b(z6Mcz-XkU!vdDR6}j@r}yDZ!^mW@4cst
z@Wg`-&<H+?9;@SJ8EN3NM`07(4}HA|cTubYjpn5mA$B4K{-ZR;BF(tq)QNZCeotyX
z@;0+Yjl|1&j(D&L`!81L3gTg%Z!3}(aV+dOoL|xCJ_9ft<G3Ro^q!Gk%krBX*D8U*
zwMqczMjC!>9z6XT(?iv{;*-!d^;>Io_!!TMrnPKF6V9=m9^r8M@xC3nCX2*h0rnG+
zg_&(ZEye@;ZS1``mBo4`A<-Izy$3ru(l*V=hptBd7d6s1EU~ZDGt@B$JhBKpg8eS>
z67YyK3s+Y^t`@e>KMDS;mraS_+T#1G9q4Z{^#5AiF@yU$#(_r~zjgXx%`nW3IH&WU
z$fy$c75GkUo8>8Q2D0{~_}|bYu;<9<4W8Zhh`}EjRso;znNoSwK?z4-g8vY60)RKR
zYLv}styO}n#eW0{Hr1o?2CSB!0}jDh1{mlM=s%;$=uhtj4ln34gXn{?{5ATsDz58{
z3ebu8<}viC5_+SebvXLKVY_-)U@xjO{F<pTSbBFXvPyg{MCFGeEo!tkM{BPF^viEF
z10Tp(kHaB=e)*tZKKybHKkg+#T!N;fn)UWZCMEVWH}q7SHLJaGID0SxbHG1L%|XxI
ztfn6Q)Z6P02aNWDT6_5oB+urVM7KqaID>uatX$7X7K$^$1KX0ANBe0@-_Aq-lDu#F
zT5&7z(EE+GyGFms8vGgP&lV-h-b+#&7T6=4e=Xu`S-g83^lJm{PJ?#GTQLss!;UWV
zjB>a}lq?F;x3pG^9_))gU3NupLnKE$5VkrRgXN>1aJ^yrLonC&Nbr7fL-2x<g&5PB
z;jwos5xCBR_hGy_p7)C{1%{#C`{M2Z_yXrmbv$WK6)|6%9I4<tVjy4>^3k{V8a=|J
zxW@<IZGPZPayabaZ$n=zY)h*PHU-W}pQ3xN%P$z!JhD;=(KppbT1U?K&EKNaiz=hx
zB5TnMSzPYN0du+_0cS}SUsx=L-FXml-aTay;@YXslYfiV+$g@}qw}NmCt2?C2eonu
zluJ#)8R=f-dI9Sb<|BGioAnQjPLyA8WwIro-lxGA^K=>Edcmw{poqz*9iyhY`$j(D
z`opk=-Y3MLhF{5#ow9T{gr5ARQezSC^A+Pau7E99(SEV`6qcf?s^K`ZiF3abs0^h8
z$IDNmZCVo&Y;#pKkcWQ12v`r?t<((bRze<}*H+aO{4x#~bZh66cV{9wxYwE9J?x+a
z7*+VjX)oQcU4TESbeVe=XqytZC_{_7!$t75SWdhYSTDZkL|SUS_^6W!Gm=;RSNEBb
zuVl||_zAIYCmt&|?p&kycBB(On~k&~V!L-U(lTsDT);R|98js{5pNUu6yXoDpuWDw
zdSw!LD@l9yWMjY1UV%T);S#lVkz?|1=BR#uCJW|ZU(tfSc+ByQ#6M$&pbzKVaksD1
zV+K5tt&=~4U8>uHjTgPb8f!4jIJ>2%6Ws_uwADNU?Fg*zB7v2-|IYeq{xLIyb?6N~
zkv*=#AbCa`O_u}T3)oHmUyqW*pFzjq6Wl=sdNX<Ihu#(9n80T&zhQ;AH;@|5=smO>
z_rD@->&+IuEou)ohVt0(hHA_kBzKJu?8yX%IU0OOPf1MLPit|cYx-oEI1Kuv1#<US
z_yA5BdgW2P{{`<okmn~Li;v=7w|v(;;ZbEi)~2%XUTZCE@B&XvuEXyarn!7eh2yOe
z{5>|s7mlz+F3J3;>n`CX*JsAqNahNs;|<(DkMDOupF-cf*B}-h#2!rS)DXwZUc7IO
zV%(ZWzwTXCgmaGKcd&;NkZ}jXTHT)55~sfDf0nfpqwjQVNfREBQzZ(#c)JBSw^=LX
z{}%G{eJZ~Z_&qko6eN7!Htv=nd}6QfbRW>@p07Nj(TnudA|<wm1xUA>9dqP)LVjut
zYu|_11JG<yitdeojRRcF2^(`KbUl0=?>TrMmyp2o&|PVrUKNeAG<xN?5T5C$$N3(6
z;(-wIS_s#rLPZPFDS{{AMmUuk{_D(Z*y}LqV|spiRrJ$K5HG@ABc-61uvWJNh+YHf
zRMA)qd^l|ghh`0@g8@EXN3-Y?1r9dg02&zd!T3Xu>-2dqPCDEK`GoHD6P@mz5`~_f
zVbCi^JeGof2fY%63;1cQ!Cy1*`(p4|A^7V$@Yf8DpNO{zC(xsH1Y~cXP|-+ufnKdd
zpEhkA_lH0?e2X?;=ShRVQm-P$){r-yUKRcPWp_BiUlrglqF0&5UxGOP8_|pS>I?MJ
zap<R4l|e5L+6UfAb@|oOTJRE$r4zOc_Fnff<_u|k3!hCj_E&&A=2SXMtcEW)#=CnL
zWCM0$4*D=tc(kE=`PHRpcWo|P5fp4Ig7{tw;t1GZYOxk4JvdL;qKME9lVD#-=6u&H
zxCaXKQpoR4KBA2*KlS@ONnRng2R8z?1wLOV?h%%R_Y%4Ap*1d(u+Q>JaEy7a6Z1s|
z_p6qFhP$K1lKTVrK0Wl?+vQ^`71>(ydSK}PW$#_UqpGfk|9vKBa^X550ir=UNf3et
zG6AZgAWSAhG9+HYrAiBxQMAQd3E%}^v<zM<UcMSGTKv2)36li1?`wdNpe;3Cs%ZV*
z;-%JB-x@VWK&n9zqf+MoTj!DtLsa^`{ht5-dA>i-!!tQ&?Y;KeYpuQZ+UxASHfto8
zI$%DhWOWjMZYN*GfUyEk%}Qpkj{02wZn`Pr`+IC;XA1Y3lAC(`E2^L(J!^DX66+#?
z$IRT+PaUaZ?91HxkJwYWJJSAC(vtR{{-MmRS7?z=DM#N3d!Id~U7g?PV;&oh&xRi`
z>aY5jWkGF8bS`$Xcm#K|tcn>Y;lG9T@0WM2S~w~e`>#=BhIa-x!vAb_NqKO@^G1^T
zX&^|9WRO>t*SRk#-R%CU?-zUvc4_CaKl9lci?u)QXvcqb>7|_Y^|i}9WbO}TUl@Bq
zu-9Xm2hZ#IP9f`x<=UW%+3LKCA-bH8K5rWNmJiFkbtK8L!7q-_g3mJF{8_zN!T9Ku
zdvv6(3;DXe5%Q6AmNSQKKDjGamW>=wIyjQMKEGccN&31J8n%h84WqB<ezUHJIU5}A
z*r>f5m3dgH7Yd$MFQ8jSM=ElCe_;4?r3OvbpjlJp`7Ue_vC9r<E0%ZIrm^HE{9J6+
zM!hhS(=t7%#&iBlFKqHar|69V-fm(@lhBb`bc1uLGjf%IUWm;ddq%ffvRQ}z0&;;U
zHGayJqEP8SVl&SW{L&xb+fS32f;!KH#lJrq+jqK@Cr;K$%3^$l7xUxc!<lyluGD{;
z^g8%zZwi&R$EI^ncjyynpwDB?KGWB6%e3)9DJMJ)szEaaU#dO?JsEU1{fNkZ66w#u
z*z_YJo588E8S;LyHaIHdDotU#7;pU;Qvt@Lj42tHGKQV8ImfmwbK7?1O`%K`^}W>3
z19y)0e(4tGgIiKB4!D)|_XJ{R;+qkJKV+Qzc65t6zpjfoLYmho$#;KRx;u3?>zL)a
zylY9-lh0jqoj!AndvECrsll>z^`UQ;>!5Fo`h<J~+s7Aav;1Cs>FczK6+ckh@yC{P
zA8AXOrnXN5@8;q7T7pM#7rVbIeKYk(<ym_2`5Uj(D<`|VOaGEOuRL2#hQ`9}^IcQm
z?ZkpH+Sfku$rfp!1xwUKzD3LalZjLR#QmY-{|fEK$qz>74{U#S4{N_J^>{-u{cTBU
z_UDmj=1uiU12(85lJvRX&<dl>HF7>4I?it#iaw{+7$rwyKgvr|Pk!IUe~tgZS})O_
ztk{uqAvFA3;e7RPmD&0w<@`OJT(6x^rpzrJfWInjr3eoC6N~MDM~@S8y>|Rhw9kWc
z)V0Lgf5KS1cG?bT!Jq6z7Mqb}JvJ>S@<f)OpQ_Yz_>&*>CChf=r(KLESMvwuVfH@7
zf4{u>8h2pL@2u~amuV$IUB3<Z>ZwjluZ#6=3ia4CNL+2Su~d6ESfw;G-p#vdeCvCb
zel}!WBW1QxW`c2@b}@3RWv$wR%(qSB4r61_FaBZbLKokml;jjvXEl1&4UO5XxfiR+
zjX%_HC{b$iX7Zj$4xdB93$6J;xwMaO7zttXtF?RJduPF7ZFF#R+WV!aX^;5IRc8>t
zB#@%-4diK?eZZ&6ItIV6u3Z&2?7_BSD-QF#?KRV<xX`?32^w;p@9WjOcICa#{hd~u
zd&}SByCe3uL8%GjUr`e(w(?!ftEKw|$1~ulVts#_w%xSV*v|&?c8t!%PWwje$d$X%
z?$ht3-)D~*j(ryYtQb4qn)F5K{rX|vpE9cP{ug{fY&dd^Jip;XZ1mvGI%~su+T+o%
zep2}Z*zjaE+IQ=uNZ`q&?ox6Bm*YpX?<@3Sa#fozL;d0$v87_4mTRkWRoAI`dG6Or
zgWCDgq=Od+=4yj$mAa+zw<$@bx(a`x)W$}mJu6S1kHj`{CBnkoQ^^lht(G(|)|NDP
zty(o|!tgTA>L(EsnjP5ePAaK$&-Nv0D+4l@4B~rbw!V^mAffl$)sjZW3h{%xa~`0d
zcN2Gr#cmoC9I-O*0sS24Tw>-J7MrBhi_9VWm_x=FUNHF26=JXM8~#E?Nc+!<AFA<{
zC+P-bVf^$%v3CwH#s*&rZw<zr*x)MSD6-c})3m@eY;pZ5VV04RL)gOn`pGw!XxM*w
zmOZ~3V@Lcx+g|6J?`Z3^qA>a}zPSFBh+TJIeyv%zy@Pq#tm~$(jDK>a_0$_PD~xUZ
zkK)Et+NsxmOq)q|n=)Rldi#3n<tz>Rl6CICRv#DFo?=k<KXY{2X{1fTuVEvp(?hdW
ze{4_vQES7#`kTVUhDR4a8+)n)U*v!WKH;VG-);8)k%Hf=M}jVJ2_GDKq#qU!9x0Ii
zOBvxe`vLeyRT~@yFJ`L}=IvS7l9FlrVw;Z4!;VcxZ$y8X?>bI8n1ej-M{iClb(?x4
z^Pi(TCz-l)s{SQ<Q^<ah^9p1=J4ByY>R0FS{p`G{^O!>xGl%?=9MocCuu%<JPg>`?
z#V)O|{Y81NcrWsr!#nCQuAdxp;0d_{++bWS;e1iuj4*r2<*tV)W8Fnug6&uM0l&u&
zSYq0N7a02knG2E!gbpRKR<-2+Gjkr*RPtDtdfs6F)d%7qDD@L_-u;66K*Z1F&dTvg
zuYXW}t@g9vT=h$I^FMPk&2jt7Y2u$H>4(c(A9}%m--Zv%4DFMKJncG}=bQ41+Wa#2
zE#@w(mK#F8VcOxcAm4Pb2@%QF#&6T+Q$ol-gx*|^KN9NL{Lt;lDP+n$sYh=v?~%Jw
zKP&$4)Ytx-^|MW#{aLZ->wkw1=I=<7T3MX8ww<|rNmC>Id4h|5*^jbU@D8_iIi63P
z3lcsRJgY88r;q2ArPG(2IxS^Hr<vC`uhgy&PA)RcIbNv?3xA|8tUQ@-*!(@6wj+F3
z?+$5$BS)~Y?W|`FZGbO{dBM<JKCv}V>!E-PUmtkWxva~XE9&JvelIbQw3%Cy_Lk;o
z`NSs*n`QvFbn9s05YLtw@_l8Sdm(Yjd+LU0=ko2(_nzF-)EhT^oY--*#E$EP{wDK#
z%KAFzd&)-r@w$_`HkD-^e5x!HdoN=HKW*DsGd}Q%8E<9X9~Wy~(s;7|Z^SCT&vysG
zHyHhQ;sFMDC1LX5W_Q=B85{K_5%Kx-gR26X`mfWHn9q6F6egay6FR!JU<0~&*vtA;
z<6FGvZ-a7os=+N1QxZRsGL5poEId^O*1$U%mqK3+Ybx3E7CA-v=Cv?(H3Phb#vs;`
z8>F09{0f7=2RD6bjxUQom&vas5!u@YzalQ}T*>v*o{Zde&uV$ccY()=B}dIzvW!h)
z2yy+pJ?g|2q|b7n^C13bAv>9eSofUPm3?<kSN4DA$TtzbKfu32_@oY}dvcIbA+eq%
z>`hpTJc{VM;D4OC{d)}t@jL!*5j?Vweky)KJU-U-oAGBqLa(<!r_?8tm#Wey2NsuV
z`1((#eOZbhSf8e5mb1@ZY)t+Z^x{c;LdIjh<j)eD!n>v&=r!|+`A(kYeG~RuQ@=c>
z++(bB;_Ef0{l&MBJFyzl-t<My_?+-`d?ET>_ZQ~R3~$K)Fl!Q?w{1^b;TOEvx5M|_
z{Fm?OU)%Z1M0R&KbM77a4ANgLsj<rxv&NUbgEjPV#VFrvFI%!?-sH@RGR_H6NA{y)
z+qWHh!?NpZ7+*f#@5DFTh~BZ`t78DMkO~!QU(A|q5PvgI*M*UzjEipV!>Fc+WfLbt
z=RWuR&69)9?bwcACGnL7d>7m{T>0dC+Ze`@?6a)~kH|ZWA0|2pUSu~mr<-rbj(!S_
zJGXPzoB2TcHPpP1XRM65(j@&--vaIYi0G#HIFe6IBmXJynq+?AeN$apDeWwY)=<W!
zUt;R-X7_Zz=(_B~Y>zGMk~v!L*sCF)Bjck68E>RtDdY|vq<6xn@#ANy@fG||gNG4W
z!%U{mM(7qfrKGkUVy)~~YTfv`Y8~a)O)CP<+}6;>nxb3#lf;D%7pub!_;iOg^^eis
zcfQC4)*^fRi7C}(Fc-DKgEZya55LX+$HzPVW1!~SxsCmv`qMLz^RrS`%FUy$;E?*x
zc`1pJ+)7!_DwS@;<_X{Sr?l;3-CsIL&naOpDkxPyV?O`cR2hpK^?M@8*cJD|O#xkR
zV9eiR#;NmJJ9jhAvak(u|AqM5A>zdNf6=|*?ZQS4VNZ<22{y8x8tcZNXTQ?~_sjf_
z4PYlCH6v7+rcdHtWTWHN0V=R|gi$7Xrl~68wT1i^iM+P;WBhQ3R^eY%US%@+uBlS?
z4lXjDQKdooPW0?tUmzQQHcS5+U#Xbyi}ys*)L37LwLQMY)`qmPzNfh}SyQWl6*g(?
zQCN&$CU99R^V?KQnMJ(YP0Uyw{hrZJ8Qm%R=Ov!xlyO>SNBMGXOi=Si{6Uq%*_DhL
zygz$4xMsm4_6arYR)4H}bzQh3!xJpaHSamT!h9Z*87MpJ@ckA4w%%7UQM(pBxMCZ=
zz*ocdugZq0?fxvazvaG^wvUGwx0P9Yj81RV)D4E@;q@dhi70ggcQW1(oUd+R?YM$*
zb;I=Wv?(^(+H-Z-++*|)kL<bG&v%-`e)br(oJJWLKSSBeHC#o=X}3Qjd$K&qe~gSN
zYWF2~y@S5*=d4NlUOAI<iS`_GYlmT-&2i0;vpKSNM{KIKm-iiWf6`l@S~g&66ZsTU
ztbIFu?b*7GTuAT-`kx$=Nm)hw@2V7a$di12L}a!b|G;%{VZh}H_;}Y8BIYALD!)z9
zv^#tcu_v^hIqPSp|F*Z_1+_PLCBB}>$6T8o9h#egeDLqSl69IVdA+$-lbC_rH#}FZ
zugKKzE93pN4CF?8+o;!afhn)k8-=#Nt}`mLJ;8G1^&xWEEYBxr2Fi`YlPjla*Ou~*
z{EMNlFJA9st)ihnzd>H7xB63z11GVU4ITMH_BkCZuO|vFMP4)16MXNC!s92V9xE^Q
z8L~%ittqe58&A@6O2N^3yu4mQUi*<(;pWjrZN8JbrX%~8kXIY>`fz+m8&j#N7jiFD
zAF>y#y^MFP#b0XamDhB>IqffBV$199|Jao`;#=f(Qk=XlrL4#+3wg<S_9Wkf97_wt
z2FRF`vB!JjhIIjvrN~d@*>29;FBCjaeD2=ZJBJv{wPTA^$;HapCvr>2_f^Pk2y!Fd
z`;{ko+4yU;2^GVT&m6UkI0t)mlb20nENz=@>o0o}O<DbAovJ+9lV6@=#@VjeEYBxp
zjw%;9ao(k}S5{p0+9Rue&7UM22Xs?bVRBSH$~<&g+}Qe{;3wK;!E*Hh-%~r0)dzjb
zYP2b<e)XEJmB`*dk(G?AEOT7-+blZ3xT-5IQl-PX-a!`qw$s0lSW6XLru_wdoNNTt
z{dR2Se$H^6ZtjVb@oA4Ob1$TB%c}j?yYgO4{^qguADmNm#@0^CimZO0+&i|caaHCM
znTTx078xa*V$;9W@x>lV>L~qp_fsV@KMm9#nNff3&q^Auy`p5GyM9J3XFmsO4Kuc2
z*EMZi0GZV$X-2!)8cl6w-|pW_)X{eh*?-Es*xf$Zq@(Fm_(7f8-NZ4}(XqyCY$xL+
zx|{PP!#t_PQrkMQHFffwnyJs2%z2PY)~lIkX@AEa?#CXsf5lx?_;jr$)NB5q$?B7n
zidDHizL42!WOgU^@Nx9;Y0kyf2Fujb_L;b+6J*wHj;|-6P2`fL7c;*4^^7mshe%Fm
z)*N@%GF}=OUy*_$VhCN+k^h}r*)zOPsq2U_or#`bV3exsh%YS$b{%r7h_i>&O?&vO
zgO)ukcx+eRHQyq$k~o>^logp(BQw+YH+=>6$Fk@3F6iFEH^SZOo~;kU*Gl&PO8#HQ
zMC4h{BI=&Sfn5AVr5-h(<$T&0&L%GAY~pF!zx#O49<2y-*WN&~s)wKZn=eXkJCIV`
zhP`TM47`NjKP*ppBDO`TGYdl6nUy7q{_<^r=LCLsn*6-X<mZ0&uy*>uVU7XO-+?AS
zBgEhzg`YCN+*3QQh_l#To0vl$g`W}l87Nq!-AbG~n&Vdi&Wx1OP5^#Bx}(=#ZDNnZ
z{_;|rpKm|H8T4=A=ifPJ?2LhC$_hUx!Otx9Xg&Ok$X=6|*F|Q!JZom;ncoAhh{*GR
z%v)z%zCO&xt4rb473}#9b)R<liJ58oBgC?A@u7b^PEU>;NG^^LH*AAn`^CqFXJc~E
zrycCwWJxe){ENyvbD1_~<}5X)B3+-rm>)B(5P3QCvW%~E_F4=#`Sud~lz#80zs;k~
zvGPeBzE^a3aXWK!J9D$xkbY6Vl@*E&`HRZIp7q<FYTA%c!Bv`pt@ojeA$0L7co$04
zMbp+F>auh(vV}9*al8}yiJRBS_kP(=`!Kv?yfT)a9J7M5!n=RCtv$7p*Fnmk`=*6!
zE^z$a)|kBp{`YGamppduRosz%#tish+h2cd#s=(!=mP7Al7BxXg3sj1?XO*pul#uJ
z=PLBB?9J}4#+iH9)zSWZmr~uY3=;V**}6~g9=$pTeUHpiA?`E1qW)>l$-6xH?A7*l
zAft#pYn+EX?eGmVf5O@KJneE*cKA`<ZhTT*<)P<~Hoxu;ALvi+Q~brx@t;_0^haj>
zc8G0;mE%`ve_-$ONA}+3kEY3f5=UO?=!?wDk3pBr6S5u^n=^_s{fiB3MhG20-INo4
zS*^q#`r{Y#4mlav`VeyoboR*UCw<6im8s)*+H&e{*p>IV`<w0jBvZ$iz*};lQMP|-
z|G;DJ(C0!kYZlX92ycH5%{6KXHe<=wd*NrLGO!s})C*4?UJ~p+hL^%a;ioeOgs;L!
z;ivHOew&x%hd&`+ijN~YkjT#q``~Aq$xq{7#?Lcter~DXmACv`_}NYl3V3AlGfY|G
z=MwlSyn=s`7e&uJ`Pd5sUR9XSX_=#DkZ)mTu68auSAo6ob?3pi{+wk@Qg!Iv6+3?7
z4xx7;?1jUtKQLdt#QOC>0e9DqdqEutUaox<466RD9n#R5{%4<VkEdRKaR;)D6O&(8
zu%~lT2|B#Ppj@wwy#m^QJ?>@oYtGX@T7O1Ss08_8V?+B^X#WG<`+KfZSC6YyS3}<l
z+PPYM_?E%ou>1_m#_s>b8rv(PyYi;PuN2_o!`EOVoW1vACpN$@(JRrvD#{AKrogYS
zk+t{+3$#LD#Kg?;{Yc4S^iCZ;!w^5gjSnDpK-Qmc47A4j$D$)gFE_{fY<sLf1J9E@
zLFTlOsh{%f%H+(bc6EY&%DM5)J^GpRFVfG)q3!tbE<VD)ZoL1}=6CAmU3p*Y-#p%n
z<Mgw=&f@nMx;5V6b<cRe8JZVp)_9j#kL4qL*LY9lr;PVretw`^w)4L`-skth&tCl%
zA3=QOC8m#H*-ytuc!D+P4e0P><6QN`%z=6x`uha>dwQJDW!cZ~+x*;FyDRUhZ{cSL
z=L|(pMSp83JCO4uztJVP%A@rQSZ_XU`Um*|$3Ku~Yo2-HTj!Z=@M<9Q%mDJV$T-y0
zKy#kqYzyaP#*Kej4X9Ygc$}ri*}lQJX?@v888?Ib;8(AG6n?$bAm?wyr()b!^!il8
z3UAQvgI_H<^VG1)EaJ#Y4Vw-<$N5wr+jn!WiR{X|D~?~pR*o6(8{wDemGCP>SsCxQ
zqkp@J4H7e}6?+rH*2r3Jpt+X&9`|V&Uk)(iBn1VRXuqDB#9FRI72r#f(;&HEs;oh*
z7|Emfu!CzQKTV2fH{-pX@xDJI&&iq3aSrQqpO>695|bc)*S(b7HL0r6?<R&M^U>A1
z`g<DZu=;a9hKyI%ak<#X7IcZZ{kHMfX_r;ZRkxXIexCc_w{;e4`v7xYP@k&jV_*C2
zkoi3>MpDN+^z-q^Sw-!Bch^$^S)ULi*{@VF{oBc!Aj>FG#b*C_hac82PCu<PT<dIp
zXKf;1N*up;i+znd*EZGEPs<PMdf4*A_+U$n<eu7r_-X?VZkjQ`^NSMry_I)ch5wP*
zsxP~Uukp=f+#l5CGp{7Cn#iL|ogY<4ujNki(3jkiIxfkS$t?wcP?w-1e&aH2(aeCl
z#ax4Wl5d$Ra-vSN$j6F_yo7xISogv@`0m+@eB`@XKl3>yvm@ZuhWd*R{{{K<+orR2
zU$(wII7~HhmU;s6Ilbi+-HKsxj*GKnSKu#a<iQ(zjWMTir8cqhM{17!jb@G+!#dVq
zu;N&irhIziSjWnzUj(15Ue;_zk@8t<wtmD!)LzC2YYg;G-EGWJzb5vw8QJ|B`P>;N
zA8XBax-Fj-50PIp>6`8G>(=>7YyP9GjEB#XLZ1u&(UDq-eTW>igHO$P23g3rss4IN
zKzK?S{LUp?yZE-D)Md!(vYGdi-;Nk*Eip-REH$KEUUD&O43S?dF-CRtbA$M8x5t#7
zcl<KVGgD$$v*bKGeD)-JiH$7TW{s!)4UDJA>+9MpvOH^uIjRrEKb7aq%v;MQYu_uK
za`;Q^#p!aV%-2_~5A*jE{^9ynth4vGyqKg8XzT@HJjogdd0mgs;=~+VIg@gI@Lbi3
z9gbp$ThBh;ewlHf+;{q$<0-0i!zW|mSb05)yk25W_(|Pq>}?y)elJ;{vL-}c$=I*X
z3ck}~zc}}8+OK5nSHC#>6*J=^zx%u8uk3zcSKj7tk=J5VUe<VuP*&D8o01a8)2+vh
zr#fV?iCmJzu3GnUo~|2P*QJ*1kn_*GyJF9d(_SulzU!$EIG<80>mAYABHr~^R}&A}
zSHk<PvbIr2?=s^ex(auTUB4f`AgirhGGec92G>^EKF{y*agvWYiyE5g<}B)&_?6dl
z{&bAC4_|XX>-hHW{<@qQ9Ao;K*CeUG_cza?I)3IEjIq=0F?I&)_%kX?)EV|V{*0-|
zu5T>+x7?JM_?L^Ze^;3HuXlY@fxNCjUQ24_EWI^9S0FDR@{)W+i_r1Jd_<4NjW26{
zo^8u3>woUbJO5kcb%b-G@W>orUH4n#tCI00KCx*h?Q^|lCNCe~dMUg-k+scttrNeW
z^v|smMfZFCbZecMWAd?go#@1Gd*|+d%~~;L=kkAf<F35SZ{g)5alDLDR&13AUdq}g
z2|hY&o6{23HnOgf_02b}ZBmk~wGHzM^RBF^zk6*X{=%1^SUHk<`DU$eUh60JLVVRv
zwmWN_k15-qIMPX`&wYjC^Nf@EPS!f&<2dUa;&9_u;P+Ij>+Chob@+&n?ht%$gC~BS
z(`56m=2yG&{>!EIN}1OvBWoRJoiha9$Xe%z@K5}nODU`H6aV6};vp|k-bXw{;v#=_
zaktm&mMxk}xi{Fa<iK77rfir2?2qPNGwyq~>;3_F_iI*N1^k5s__M&fY<T;9__Yb}
z-vHlh!`pzjCcsGs(b;apBfuX|fIkNOO&cBt-k1R241A9b4*}nl0Dl1ZZX50c{wv^O
z56|b@cb0mI*!Vu;ZRGbO-j>ffJ&6a(v&7qS$@e!-d!%F$aX0Z_iBEnhF+k34W7jI0
zQ<QPU;nQl``479DH}Bn*cN6Ulu;TaVAML2~n5Qc2Z)3kKxQzWf0rg8ew*JehXB;zD
zt#2)7nmYFq=kK0ojyk;=-;;a<OKN4TvN!N^>-@cCyQbqC2rVZOqY|0_7<%rs=?Oy5
z522^8?_Dou_1ZG2KZ>$422=3Q1WzS+R@itHu<``{5)<pJw&Cp?$gghd=>GD%z<W1q
z81vp}^mDa7Fz_;P$zyVsErTjs2Cg_6j7^Y%@IMbZTpA|>zLB#BMr3eBv(TKZd`E;<
z16t3uX_-q~BWNdyTm{6{@D=Vv1~2Cz3;Y|IYwtz|1<2rTTLyPeEjUI7@0oG6Kc$)D
zKFW7?WKhwZM;Vz*9XSk4ki&m5hs4X_YfW|L+cdSU$8WRaCw<A{Cke9HNO_S(vMr0f
z;2LV<x&~MWxTG!VyU1aX4Vwqdk;7P14)?^#VL%`NT;%YlxcaYv`{=9IIL`w9zv5so
z0sF#+9a*<4?|ER-ro>wh+V6#q4q)>Bca;Cge*ZG>o{TI1L0tJ}yF4GvJKwS2KghfP
zh->>XU~k&6FtA2o!hfgVn}P4K;UVCg65tO2-|e&s{8tI^^}yR~xB>j01o&ORciM0T
z{PqO+Ex?;>c>CI2d8-oOD}isZ;cdXLPk=869<kvO;7bzVR|4N?!^6OTngCw}yvBxy
zfG<pd&j-H7hWmhDm;j#xJZ!@a;O8g6D}k@D;R<+p0=yJ>wGD5tAug8yp8|Zb4Q~T}
zRswt?@Q@9U0542{p8<TH4G#k!lK{^HUS-2Wz(*#)vw;U~xDWX71b7B;pA9#F4^Dvh
z2VQK$74Vb<coJ~04R61PylS?6aP;$Q#$~<@Zv*~C0{k=Jh7FGZ|0DrUfW9-!hKGTF
zm;iqtxW|TvfWMOfe+zi34fg^6a{?Uap;Os#1Na{k;C}$#{fa&R1Aid_&S329vf=H&
zWd2Wp{|5M88{P)IH37aIc)Jac0Dn9I{uuB#ZFm@XV*-3L@I5v>1bkBh`~l#*ZMYBk
zuM*(vfw$Rk1Nc1&@VkKTwBZW)?FsN(fH&Fj_W!~7Pk^rkzQu;O0lz*0z8rYOhDU%e
zNq}Doe4`By1OI6Pd=c;(8y*6_FabUv_!=AT1Abuwd=Bui4L5+Fp8&4}zQTqp;N=PM
zQsC7#y!~#*e*%08@WnQ~4ft6J@QJ`fHar5nFadrB@Od^o417!iJP&x44G#eynE=lQ
z9<<>;;KLK(8Nhuu+yFi}0p1^Yu?<(iQxf1wz`ZuS{Vpq~>8a!aSDdd&m3WIfzdnog
zxk0|MeD!#}SN*YG^7wmFtvrUBsxBn&jv;56=MN55t{wi<O7gc<)TNE~)eg+(OjmB;
zaBO;4{>QOrSAZ|X9`7mS1|k1O?lAR+e+7GBFW{Hw!eQ#V5^|U1KACoH>Ab<7$}`iS
z_y1<#HKmd(gB%@|Cu{%4x#&M``+IERXHVJqWIvwQ#3%VTa(uMWQo=8}KG>^vG5E%E
zw|BN*a&hFOkM=bU97@hF!B-yiXj$YLDQx2W;HNS0W!UHGGm<Bsr_EAj!>SZ<lhw87
zxbB;|{*6$@Y<-n~wm#eZZ@9N{e(<w$zn<!obMi|0BR@^LAUHt3ow&{Ftq0f->f!AC
zMG}XQZ#A5KkHxAAhUn}3);afO<Nf4ulymQ|vIpl<t*S!y+DlGHIlEp(J<1oRo9Eq&
za_{BryVScu^H%&wRT0noAu_6(eweZ|%r*vb-e5d&xDPqsGRQn9B>Pf1n>LMa<ONTw
zF+t>TXefS@@o9{GBZF(%D`=h#GB^*`mYT{rHcu|^T9mGz6TVIl=D6ESpH5XX-0*XT
z>ooS37jjO_JN`7yUE<{|^fIj}=)}l)KW#twe+h2sFZ*(#=VR!3-jHXZN$8P$T^3E9
z>@DjIlFZ<cb|_}9^QD}uTdn%P8DrMF17A<@kw>;^^i6qkFT_yFEZ%er@p<#U6wYkn
z&yo}H(~oRBPtMCM>c!`$cJMmCPJY3zH5UGFx<ACqbx95Y@(b=EH$QnUX|I2SS5-HX
zdx|qYmp3dX52mIjG6t3t4jkJYi_IzU51tde8y&0CYf8wGTIcb&$}-s-U3+#(N!?Ii
z2`mf@<$R6gYvqh0JR1v+S@3FRGy5-dW3i=t)2M8iGk9r5I(PftJ^ZK0^gz#k(n-*L
zfU{HmR7FVz|NE&sOHNNOD|wSMRM1H5^A_vAhk*gk?1b5OQ@Zu^B40_q`W-Pt;qi>E
ziTN1GpIGnYWOVrC{6@@tpvT@%)0>z2U^)3YTl(vV!0Tz)^NWYD5kGJ7so%A@R1-Y$
zjt`PIQK_pMUXhsUywl41v*+8ZmN%Yeo<oydiZ$b%yi-+rhTq{CO29r1(We)qf){he
zKDW+b!w-J%8}05a4XVGPlLJh7EHmXX)|3Z%Q#k`wlskLyEb@VsS5)cV9-P;KGswLJ
zef2+N=cHsWEcvkbjtcK*53V8~7Tc`VIStN!-sWHI%KIz)Cw{{>5kGRP;JfqX{JojK
zAK~w3`3C)7!E@vgU##8CUbpwy>$aEi{T`_nXVzDdPt~D&XdK;|T8bSjf@hbrKYlGd
zSquHQA45O+G~tPr>(|OXI+pe>W{h7P)HaR^yvR7T=7C2Vgnmu^34AZMXlCAwq44sY
zhIxaBR+0m?(&<mfZM*W`ij6$PzISu{R;h=hp6j`9N?p|8BabUN!^vyBPsTy6*Uq)y
zL>(9V?nQ@xZPu$~oi@^VWO7N#me}+UC>s%71V{ArR^Lp?tCrJhu$Sfv?wu|1vA4L{
zqgEro$0BmBmfxoP?e=9{37tZ}CI9uvb9wIE!RwL3(L%{j=H%m*=X_|n^M6wwOK8*4
zbLUrZRv-QDJB8%@LVxA~ANnmi9wHy9<R|@lxE0sZxIFjnTdlqPu0Je%ZLyu#dY(G9
zc?It|&)N(RIa4vx*o|*4?SrG?BfGxr8$X9~C{;%;xkYPlQa<d5FNwYWnpP4Rf(;Q`
z=OHg+t@3RLuIsnJ%Z@4Y$c3A%Kg${TPX0cXZ*NH@M`L^Wdm4MB^880)i;RE74o=}d
z?oPhtbbzBlzVBq}xA-}t%$d?f#s%ti`2G5{ZggWfw1w5Fc>`W==ePT=;Wh1)>)!t4
zU)ud)a*RY`-P;Y`xAEJ~e;<E`_<tz2@QZoqz`$ntZqvPe(4qG7!R8$|euMYuu0?+c
z+oY*mv7`08e;7OZ0b@uXUq1MQ;BCV{3@+88oPpKNxsCVJLg=R4b)wWVbmP@r`WStU
zxm5BeX6(Gw%x|ZuZNQZAC)H9hbZ4||AbUqc<b4(XYib!|K^4BPuBp6O3s=m;;AZI>
zG^**~Hpex;&0<r@xrje8BuB=C>~k(3yf=uPa&L#OD#pYCzN=EUrCME-%XrECDfuLM
zACcJR-8b*bV;y@)bRW3U58a=~xPT7YSVVtsrN2L?zt7R%q;X|~p9|hP{Dok(c1v(n
z`mMg8N;2<l*!Jh!e8A5p4=(nyC|B~~x|Pq)SN5P!X}$T%=BeK`_*UGMCp04OT#kQ?
zA3`p}YG@0phuOdUIdc7c8a7(^)(9@nmuBVhcWW#*nR?S&Z>A6YM(Ow=p;z#6h7lje
z!egBUC}Dri!?~_EXE2}nq+GM$<bE`>FHfs?=|>)AtUg%upDMKX^g-woeg)xIB&of$
zc5)7Vk$aR>*FeTZklfF8lS_R4G+#$h{X8Ofh~%}(p1egR%xmN|c{n1vqkF@`*9M-k
zDIY+#J4bAW$V%jtzHwimNEw|&vi=@0;9JVZzXztUH<LOolxM!pD3m+N{;WQzxIz02
zeaNuCk7bBHG>Q&u>PN`mZ}7}n%##b+)X71$aUgl_gh!&wC$mp6cl>U3GW!%=>_y16
z_afw?uSco>A$5;7%bYJVV%%fzcOZk`L4zB8{2uw3-IXh~p_M;W-(&y#6!h_Xv_Fly
zIn<rjJjks3^QdR8<abzP>JIa{$?s>>48}>R&F^%4QPG!+;Pq^Hei3^AaKovo?_gv8
z#=8x)`!MYuW{kXn%rXlv9DKOqKK$t$wAU*lKi=)1r!s9GWJ1Hw8#Qu%@!Oh&y%@sz
z;d*;L5k2LP{y~yYn*4NUF5T^4pug?USH1cuxvNix-lnsZ|9?(WWgb<r-PL33j~1q2
z1ekN#qv-26a&#p5pI+Mf)zR3q9`*)z^V{@e<v)CMWT!{%-+GAWq-*#N%H0jOY!Dw^
z{J$%jKIXmrE&o%Iqu5f9>bG^TiRV%L9SbJE@AJ;5rqxM4CK<Eyl<~1geOf2<3w*~}
z@A}UpH`N0D2sX~@hs(~@Y2sI7H_IF>dFwQNGO^XM+sQE(;Y>u651x?6oWJjgDvyRe
z4g*hXvU2aOYc4k7FV^8FL|x<~8s>T0|Kusp`)|%HA@@@YWnbKu>#p-j9wPG9JScHp
z?kxddTD{~4GTX<N^A4P;_(W^!Q`HuJ*X>AE+jbac`F*v}*D%;4xr+<^+;g;5&f!5{
zi{umK-Wb~7*C1ynhwF!c-?6Pb_66`yTO@}R{pqWJQR+8K?g8M?!+lVm9Fv}G{o+#I
zLC;F~x2)C2m`w4u`y|&+G_Aw8CAR4h<FZ!r#17<+xf=D+UF;35m;0j(b!84_IGV~{
ziuTwU&3j{&_ywQTcEvv0%A8vJc-rIKB@+AG@>_fFdC4M&I6f%r(%<2i|IJ*N)@atc
zbTM<N#B#+SUGcwU-o2<k7JG7xy2)DO@}0N!fT@4V{O8R3&TlMctv~kMXsr+Az5%(T
zrR#RNBkp4Qcu}kPAA-~KdVBd6%E^72iaQHLK2;GT;z6$l^PRtpZ(L?M=BKcYZ}06l
zMfVI5`bx=NsSe3GIjil`rrqx^G|N{}R_>jYHVy8ji*K(O*dD%BNLwR%@E>h8c%OyM
zH}FLS-{iL}TsrTCPASj*Xq*L!l^b@wRLbvNY4vlQUH)~R<-Ku`oWayP%YH95=eNMB
zx^4n);W_eGtBnZnrB54e`lY=Zc?X@J5yy9UbtCWEH*$vk_g1~dJUe`Meuq{?%7owK
z{U{Y))7Fk`d@Xot-anA8f69J}pSK|YZTZaQ8I09_<a%?<dg1l=$|+Cm;v&(DJh`_*
z=kCm1?p34SeSDDtzQ)|cB|(L6=}IkSp7HU0<=FC1X(MwTeoOh?|7P7=<djnz-et{W
z;TE2{4yFXOt`zpN8y!C8hdj5>r^tWpRhMw?lzpJ89e=3J$Y%~P%QNpVo}2sO$9Yt8
zgK|wD&7FU_-eH*)J}#4Co$TK=<EhcW=;Nl*S=ei2T4$)v)^{J@k(<x2jE5{$hW);C
zo6sn<>FQDTO})ez-oMR2$Me|_o2mA5U)lcFcz!s1c77dwZ@-~e-{lS+;eCYr<>me@
zbNtYb(EnSrTzjd<=7EF9`E~Hs^nq_nANa01L43YG@HO>;Z^Q}W>soPqe|PqQ?`5;x
zclS5a2fhgQB9VVLo*=%eKJc~mL0`cM;!}O#+tLSpZ(lEb`R@KUndRjE;In(~b#3Yc
z-`yvOFVqJ<4>|eU>2v&eET){Jd!mny-Z{UH{(1Vqx3>@e9k}kq`rBrfJGQ?W+<CH*
zKF8Cy@dWWz_kmCP+m+DY;0fY0`oO39kjIg0PprRt%yP%}H?<FZzy1z<hFUes&^C?Q
z<(@w3IoG1HcOTC&Qk56mRnsJPOjq6}kE+6Ebz!r*S~FD_Hmj@ExmVhetMlu~*V_ku
zGCwDdw*lWlpM$Ucn&a(3Rv-9&YnJ=&@ln$UzHlG-t~x<{zCQ5D9Y~4&9dUyAx|Sc`
z-~2xCy=<2I?*2ylz$g0b1!w&DSaE{*s`|iJ+y{LHlsgf7p!&ck^!XC#dvn=|jgKa?
z+_B?B@C6g_tvNw_p+4|c_0iv{lsl3Bdiub(yD$5<^u+MBQBLe_yuI%W--9QJulfY>
z;iN~-iNopG0q55lzeXSUL>_M@*wgOn6YK9D$|d%<FML~05MQ_td@K5p?}B6S^>P1s
z=BK5%z!dWMbix|G73~^hNS!qgHQqRkdq41b9p1=q{NK_ab!hK#_1l*aXQcjBCsKdX
zzT@ggsPCozf)lBK&GGd^)b~;UoD->^c|83F^{c2q^#tlW`qK5YUir$mCDuGGGJlBQ
zyJF2LX1rhg-sdQXe;t+e-QqPj5i470cvxq&-LImNB*VwLqXYlCX~r;XowI@R$@u-k
zcW^dbZolU~>ZTik$^Eo~U+$uoe0Yv;4LlM89{=s?+x#0ZWd$y@E8}d|p4M7PzFX<6
zg?8Vsv96w0@8EOVb?(oWcBL<SuSR$1kGXyYkMwajeQUcvhwnvczDSbhW1T8}Y#w0u
zrHML{_r%mEXprv%^7qNTeQmCxjJy+jVf7c@#`V`)Pn{aArkq2gEXa@3SNfC9nr{ee
zz;yDB$anJiGVy<#^dyv*^Um>Q;{TTN7VfTckBwixlgF2d|69sWBo_a3m+|qWdkw!l
z&vAtgo9*(q{4P@A{lsIyJHcOcZ`hv!Jr%^5rns~HnY6+A=dX+0Rc2i&|Exy*smqFG
zS@qT7>@Htf+tEq6^871uWxSodt}=z38*N9g$*a^tU(e@GoJm6^R)4hc0S3G$^Jaf$
zSGa71{s3!Awg0W;2^Aj7dxvV2S>KwGd9go*_Y0^uB(uaX<(x7OJRWwP3U_+Q!=J)8
z{#U>yW#$iFRw;N!=u^t1U&+eYFZ}_wo%=~UGd6_$Z{HWL<ojMHxw^}|KM0%jp^NZi
z{aG1vfmekqH9q9=JjFwPD9guNzuiM!$8KfovuJl^p{H7vNx!At5&DhgACT*J$`2Gg
ztntIc4+Y2DXND^?CWZWOk(^iBc>4mLY3I*z-*u418JTmrzs!`&(L!SXXK-eq)1{W3
zF8p(;>hH@h`x&OlFMcVsrT5Sye9zP~{X$DN{jY+D*#|@ABlMbbPj#qlihFr!KiNwG
zZBn29n*DQVOX6iu|Dn%Q6Ds4Kl-Vx)625tm_Yi%)U*zs}SC>v2y4uhFjiYbFduaXG
z(FMVuLEp2}R+VQ@3YAWAUsIZbKFNDWKd$GFHPH`|vAoab+iYg$YX7>}sxRc3c3VC4
z!{PTtWqf52cd%eb3$Nxm)00=0-er_!>qpS1FyDxlHHzL$8hUe&KJ|m2scN11Ua94#
zj!Ajpty5mw5}g@_PDoj=IcAo(Vo#{Mp6|ls7lRiLA0%hL_Xk{gZ^6$JxbRc-M&w!q
zjCxbjGjsgC`m_9){&?MUOgX^g{cT4*xghyi@T8J|O=-(>J@h3@t!r@ltF%uy8~k^k
zo$>BGtJwNhd6yc?Fz@B@#Fm@SS+Vuzvq8V|1-Hpt@{54KI39oZXN!u4=9@H083TMn
zGK2nn8=u$4S8U@$Uy0}R;>*Zf?0+>j9UZdliy}9#(5#S|#A8KvCVkYIG<3B84CGQY
zbW~4!iTxFrlouMTzS{j$cK?v2yw6fr|Jq~g8u!L}>FJ6sYwV8o@=xf?#TGd9wcGsK
zYxl3q?qBye^v|J{yue>&WM1lb=p~Pn*@qLsCvA()&Su=lm*?Z^vzg2pq7yPET((Y}
zgHCwVkny4qGET(C%^y6ZLhz8cu3YuVd?GRPWrYSd!0F$fWUJf)?2^0_JMdQWvP!WF
z^6b&G%RJN{anM(m1rN}T@#us(H<&oIBk0?a&BA|qw(RTC!UcBwBlNZ9(#9+sf4c51
zGi-YDV-s7tV?xWiUVP}6i5Fb*y9Zk2SNbcz*?KkjCV+39`Cjn#>fFQ@a^sH|UQ8Og
z#<X!FPpSJvY|~dB`k=I~&7yPp+J;=gCuJR;Ir<}Wk<c%^656E?j8n$`BHk~n6#fa1
zgjeVR`d`ZX2^HMmXwF?#e3P+o3I8(vatDkjQ}a*8Zir3HV1ArB^kRRJd!_#Y=7JRZ
z|A1apHkG`JMa*%RnDfE1@$>1U*v_}P2UBPi8^!!l(H&a`&(^k17%Dc*f)@?VG3UWA
zph5a2^QZjgVZWxh=OUZ6t@5mxi|9jzMgIfk6V16VwEwLQ;mRYirQ1FD;YHZBiT8&5
z3pQDHDw%v^Z*_$$*~>G<v9p3p`uNtXVREX4I*-Pdp7mB!xbhzfW#oN)9ib!sS^A6b
z|4A&i47%1;I&@8eKNI;s#r<{Z1oXYgJ<&hOz20xm%gGOr%Z&R)RA@i=wsWqa^KIzQ
z-ViDky2Z9KrviK6tR#V9Z?oryN_n0Vi>)i12+u?gl=<qZ*s2eOKN;Bios2KxqwrLC
z`!I8i{4M=VvFBT%U&>%J8Xf+B1<!@wySe`s*)&R-5scF<;1k`>#&^nCs><?J_^VjV
z@&(8pUMF+E%)^6Jm^p4)W#)!3GQ6?;#*~`M*~#9D1<4yKXAPQ!>=)n*O+}vg7Wy?k
zbDhXQ>gj4u-7LyW-Idh!Y*79qgKEsVc=n*VCLXZ^(vKstiQCw_$6PvRTOuxji!UU;
z-3;3Xif<=Ao~1iS3qQoalfNAwFB|>-8UFbs>IqL}Zm%=-*BZYW+|?>$Qu-<Vou9ni
zv@LB%H(;x3$`=e;Uzu?*#Qw$bS289=IUN7bYzG@>&Hd|J9Uo8TVDSZI4o?9d@9W7N
zE#;(5DJL-T{hnqV2p;hPz0fM<EIYZZlCj;GjUPBa`I^cFgEmwW%sVPRhLo3iJ)TeE
z&xtQ5KAq`9F`tVJ;3x9TH0vx#UW@#yDnu6P_+CTwWhTGhx-V48ca{CRTE1QMSa`;B
z=hw)JyKFW~+u5`!aA{NI7(Z4-KGK%>mwbEd)X^c4x#)%X9P`l?(HVIMK5%3nSKle`
z;4QjW#>MhNa;EQ3uTkVztn!}@O|Kv?u}kxlt4+Dd*c5uj7S4iRfr(DNa-V@+p14h9
zSY(eY)(88A_cC_ylL|#nq8B5?*P{=z@8Jf<hV&;B*(9kArhd#Fyslz4?ad#wls;@Q
z$3Zr{6MkmmU)y>x-Ggi#`qR-lq3g2P^ur6F%hIvxO0zxqP?_Kl-WKN%ihki=9OK`K
zPbjpDf1T(L8VO~sa=pG_s+xn}w7hk`$bZnRiV@7q8PF|#NKwn7yVp;Zwx$1~o5|o!
zVQ-=6<pS){Tku})3H>2FGWCGDqo=>7@3{=0YEFaYf3lWIUTU`25gU0_d`W39)zl$t
zO(N|$?U5tT<YS6j-zPo)xBHu?|G(gG=GeAYWEAi3iQMA-%|u_?@ipK07x<b?jK}$!
zjxLB_>9T#za~)sP)?XQu|G&Ta9sVY~a(vGJ6aMC;IDb=Yq3q31XRgg)%`0}=gH8Az
zzNO61({0~UY_sieF;`0LYuR{to<FF%@-_TTfiqX&bMQX7rc!)Q(ND_;ua)?T>4!==
z@rT4m6@N(lPbYRG<?(HL{Le}5L(DZR3+I@1*EUK$@%LoT%GQ^c&mVM6Wk!t^_rbR#
z4t1=rDC0rqIUS$Rv4<&YDgNBWe(@2-KNLSv=GN0x=;I9f`y%HTgnsFl&|~)t`)Kt?
z+K_kR&k0;;l74(?_k(_$KAlDT+ScxvMYlt%(2oCm*qT?5r&r#`(=0Tx-@b<?haR^{
z&)V&8+w-E(BK;L!ice{`zx|yAc)Z-CPG7QPezAS1wcFPw)OTcMuMxK2mjI8SI|RSP
zo5S;V<wc0As-tW3$bT&Hko`lrr;FH1OzB0;oxaZb$=N=orbM?TrTf*eQ!7%q4_+l}
zELGFbVWX%ypJgQ(o$MPf6Im)^CGzW`?5SG#HTGSW%5yFC4em~9)4c&l<_>Qhdb%#`
zr6)sZfd)2h`4#x*C(rjwOq=<fnA()6;7?M<UT8Vb!52=}@L}4`_5^-ZN&D8b;Bm^u
zx9jjl_)#6#KIf3l_TP0Gol;lYCnnS})NWsR(a&oC91ULNXx7{=Wpn7~YTaY@Q?vO2
zZ9$=B0(@rQuE{H>ZTS^?Uv=oUc@__k|J&hL+XWWCCb|!nu1%eY&(~F&^F0HfSY)U=
zM6NZdL&{X@va$?#nGWsqlUD+t64jEu&|P%SE2$#`2DGo`UPb8k8Jgh_r<R!Xtxa83
zR_h9NYRHy&jxVg|n0<PUI@{7dEzKaOcRe((Ju_6XR-X=@B43V{;}5$oKCXX#(XVX!
zCz$k4D066E|3ylL^hIdzZ})>(uBnrbK8oBO9aO0qw4LD-`HCK1gUsUJN!u%hx2Y3*
z%JoH0^$#q5YVL#O$o7zt)@ACFl<lj$&n_=~MqfXcF(Y(yCjorU_C-=A_+L%+us%f=
z@SHUQ`dV@xvF80kD>?m4{OgiSDr)HSkkl&pTxIHMDSar?xNiu29};JiZ+sDVZ~Rwy
zB>b6S_N%x5iF7*8qTe-ht^P?}KF)kBbUQTTKgWbthi;))=w=+)G^d|4K`ZfVsdLJ5
zw28hXyAKY2r!UU)gY-${`2cNcs-$d0>I3DP$^QpRrGDaAOrgIrR-8V+8Q15h(aps2
zf>-*Fy+y9s0Sk9F`e)&maX4Z4sEVB7ITZ%|NN;X0=bevd@`>@xUO?wr`k8*ndKUU$
z$<zYA!RgTN^Dn)Sm?azXCb%_U8+Vt*|6TM0#+oF8gx0>`tB2`9>_kv-TK3?`l|qxy
zw)${h#Raq*N#UCd`F4fQH#jfSj?9f;si5IzJ?Al^@X*($aw?=9A3DXjj^?=EEe)j@
zKE?jNq7<WI^&6urv`L0fD>4G}lc)G{{yZ96Gru9nUE~|f{=a3f`Al1>B~LgfRjq8)
z@e`cCXJ`6|6D%v8txxf3$+OPWbjC3Fv(eLaSw?_!G58@DmwppW12zO(vNqYMFgTxQ
z4Ap!?^eTUCQk8$*Fmzxz`SSG%zHqW3`H0TTacll<DLJ%R<a=754?l;X3rDU@Mc)L+
z0PZ#re1c2s8d)az9vG%o2py}3<$z<#F}S3za&wLcT?;2GbWP@=BUf5>_sB8doa61j
zIseT{81DnWeY{uM<ug*#%Vg|ubyv@rA8C*I)o1F+cLH;#aY)9~5M+$6)VThOpVGI`
zM=E*#dF0UPH2a4QkTPkMk^V~=DeIElJn(-Ayjhn#AG<K8%)l>_F>tnqUBF(7UHBV%
z=hy_PE92p(u}zEz?19^|ht7CR{5AVuW%XbBvw`t6KEWnTNU#agH=%U^eRKMBlHDgw
z$3D2R4^H1w=a%KTC-sc;`2JDf?4QU!oScnJnLnj&>ZE|w>5Kjc;lqg3_2q_py*bB;
zO>xQ#U%p^HZQ2i;H~-7#jbl3;{)~+0kKJCPZE@z;(D@dBzHNRQB=R-wfA9PxeU<TN
z&QZFDJ`UkJ1^gwq^2hhhnd4;6dI9?5VV@rrIWk{;gB(SEZRc6^^)>%z*mQ|bIP-s|
zsiP~2<p_N%8%!TS_xe^R%RPv;FTnUTeE~PVfcscq;9+EI`T~sIzI=h*(A?t-P$tLS
zw=dxESK0In|0HfD{@!|Y>{fU&8-I)YK4W4l#V^M{ZcL|7+=Iy&%I@*`h!4`2WsUuS
zrJ8!Boi~I#-@W{ov7=1>XTyK7GhbbazE#NYL(nR}g8v)kf3C$}p>IqaeG8yZ>Isdf
z(C#Sc<a?({<4}h_Q>QJTP{y7^C-W(~Z_$|3L!)Mn1Cz#tdXCK!y2Zv>_U$X%zV+^@
z5qfg)4;;VqGP{3?<KB5T$NxFK{S(}$N+0nZbLfxw1)QHU{eRIH@&7Z$_eXDpethx$
z7H>0pbX)i+ytn!_2i{A+1U`hl=a&9U8OHx{>jiUt0R8dngGn+5I3F%`j&d$Z_GN1P
zf0X?gi86Eg<@`=zKg53Q+0=WPqgn5)GS9SHv21z1P=!Cr=KGCPej#vT=B3W_On4#X
zIPztFcbo&w^6kfgw;ko%wC2fu;OzEtgR;LlD^z-Fd>h?ei>&%~o3SqQyUhrE9C@E=
zKYQ%oEc@5_CTqlwnC0{BU$6b^$xJo-Q*1vAt`2M+zIU$Tygc(x58cvMD)dWy3ICDr
z(YilN9bxS|{i|&ITRM4uKYZ}|5bO3>`P3hTOW!IELtj^GRdRLd1DU;l%RA|RI(!hG
zN_p0!AMxHi*U?{vKb#8xB-Sl7jhGuIM$k1y@bT@DcU@BipYwO3{IZF~r|UPCrbEvN
za8LPx#Iw7mJUBH(oe^gJ2Qxz^@0{ms;@qA|%KsqWcN{st8{70zI^TeVE}`XKcq45I
zeh=Snqz%@$d<Uu7%wCbB=^G5zb`S8qV67RmSE|~KNi5)<uBtavZo9;>`MW1pVfK%<
zFEI7klJ7$9NtEwxKd|{v+~Y$jNBu_ml{PHhsW$oef2;n;cM^EqDDo1%^8JJL{IR^X
z_|$a_zlDzpaysVwBj2_@wCdF$GmGDXS9Bnn5DO8wY5&UE3uZht#v54>$>z+B{B3L+
z5!EIs);C5+&i9CK;Onrq>r|PYrMF;ru<wWEJwDnYm!2L-!I#cqkB#}Pr3aGa`C7%C
zCGhFwme@2VcJ#qKms$|8@Goc<eRS~QFCCWWHuecl7;x+!FQL=1H)_LsX8Y(B{Im8~
zwv};~iF%``mpGoBdd{!(SMb$PM}B2*UTow|<{2_?Bqt*K^yC~CXSKEw2kMY-JHE+_
z8s$8`?8%!;Jz#b1#EY&XH?O=i*gNRsJ$nS}*f*Ced+KE0a{PWe%0vvxc<pmJQeW`Q
zw{g&}IX;fe=q&@AkKb?C+;M#WsiW?AsIjB}Khb}wBmGz2$bsK2H2eSbe!n68*HUu>
z^kavd!(v~dd9DjRFwbH+^dI=$s!{XqkUpg4KD~bt^)7Fcb6&dIx1BSM+XwL9!~fSl
zv(A!9|3=WJ#I88sNSR~Lbya~Y2rhWivj0=7j*B?a-hk{sgulR96CscN<&VbUl(SR9
zTfw=TvVzy4QTiu%tHJvx8|Mbf2;QJc`>73rdoXyPu;JGLmo}umnr~<)bX+^u882y1
z=#lx^p~2BR=hx9c4>;oaFZ)D~<3Ia8<M@wX*SlXd-=se+S9o3ro!kW&5nbF_DtPy8
z=NrtC0i3N9o}Nk`Ll5UvrO(+abc8ddTqzhna--d6;ZK-)0>9pVCp@@{cLwjCxA`FN
z=J8H=Gc%4ijw}PxHhu5iFDm-gdoEP;=~!6rxK89xm*3(~F>T3tL(xlvu|-=ugeROa
zH1$%(=f^fJqQ^U_=jGfcXKW+FPvMiCI~1Kh9UT^Z4XVp?gl}{0dSU9&z@Y)u;an(u
zo*D5{PtJbwcaw*6^>P<a*yc?Y<%d&V$_;?8k{ejceac<Bx_TrcJQH3??hKxruCv=g
z*XpvUOWfs<^h^5l6tFbT8j9@h$W(zNCBj45uiMKvIZyjt`qU=%(7zMmm*|VMC;VDN
zy-DA|FV?{(zp8D1rP}qXsDlwT`6YHi&TtN43|abrxyd_+XGz`=v6{=9ifrCxQa6jb
z9+P)tP2TZ$(?N2h2%b-33l9nZ%zM<}A^dF`9ml^neaG@|Ndo_V3;chFe_^TDV-Hu2
za-pkY*JNC3sd)j>Kl}WurFZNp*G*mN9g|Yu8JA+merxwxblU(wF)MgB)6D-PXIpi2
z$D@vJ7as9<lk}T<4PyV8gCae8!ToJ}rytudXB;`>#`$&ZOOurU7x!n4-5<#pQw9FM
z`r{%e>Hu{IXU2|hcly)PM}M;Z$^NuYi|^0EQU4u#d4b&z8KY~!%i0xLq?zM3MX4iq
z+Hm3jV&HeY?h430b>XMvVeud*$~RHg)MK%q$g`vBpf#?%)R8gn*n#W7*CR{Dc$V}f
zVT^y5JloIy*Y$r`eE-2KIWold3B4M*h4I-sX2$X0QpyMqPK5`OUm%NeGQZ2*!aA$t
z4elEfdm=Wgn6mPH$e9zIe#v+jzB#;d+q}{#Pb{s6S7*fWO86}{@xas*=a<^>@p1l9
zg!&=;qX*Nz+dq1ad_T9~cR7BfGp?LpXM9x&P0%N2v1{EUS(jlS80RuSrRnMCZROtF
zrX+8PrV)qLitvYxc8e$0*>t%>Sk7g<ztiHK2VFZd#X4{Af`4*PkmrcxO>^b}tDZxL
z^Xt&lMqQytaw|CJ!;M|Na)|)<^qh;QgZ4iMkMo-(F<mvQAgL>a&GQ!MT?*fQq!Ej~
zBm12W4JT)rlzm@&w^V0Nb(1qWMManky#=x^PNlBw+4;g=Ye?A+t)n!_eQDq{_xq(u
zYIERSE!U^1yg)9o?KbX3(bX-1w#=~kZR3LEJ;b=5E_3P6ly!n5+ivfT<X0*L*YnA<
zg30bT0&e%2f%ml!prIik?WI7+K=bVWtOB=g!OF-jn5@4MkTOD>lo1@PP4ExAQOPqQ
z&zfEzaOuwn{=~DJJqFRFs4rRfl(DWql)|?@iBWsl&zepdP4`pw!@$$Y-rzIPGGnmN
zdm8U%&`xe(H1TNRjkNVNIrNgd+VG{l1?l=|_QWTnC$kD(w%ZkXN&E4?W^6~+Mc*JF
zN8WoT_v)XlH{^U&J~=f+4+SS<s?#}d3yh`TlVcvFPCnmFyvi35--h2N(XU>;IG!G-
zz0e7?=bU$S+AD}_Pkf|*roFCWtAEm`ChUfz)7ae3uj1^@Zpy{eFZ~gHb>1cN*Xd7<
zjla$IE#v)4a#!picgYT~`r8h2YVN4H<EHv*b!Fq0J5FhkJSl@kXYBQ006ZJ-IGbFY
zW25Aisa5Lf`hLK()Od2ITpoRPT_~8wU0xoQ)*!U608j6E+xF5_p(D!`kob8&udk$-
zT#Uusn^Jp{zvL5qqK$X_I9iZ?bIDk8v!tp|a<Y^^D!Ex)`uRSko~b9v+p`1J-%Fcf
zV{;^rAZw(3S$4a`i#zgZSEt=D?K<nxnzMH0N!i`hAqUu(8}Il>z1*kN@6fx@{Ym}#
z$&Z&PeqG#E8B8k7*-sl%U;6KyXFdlU5#;i9s<j55$}@@am?Ir~brC%Id3|CY7+;SK
zlC{A%>s!~Emi$jdJ_F#l$e`wqUA7!%B8Q9X1^*yZ79SytC8jKdCm!-^T0FVB(do~P
zv^U7x2LG>w|DWVUPI{)~Q*x_`Tu)E;bAOu;{@<OW=>_op;(8|^---9v8qnXQkIL?^
z6OWL7JMoAt@`*`I!XQsnK5>aG=3FN(;m}W+hTnc~S6&-3p<Dyy>bBUjk+?(zn3sGk
zmaUkUn;4$}77bIzk&oaJoDQygZCujdxpC#bsXt!I2>+e_$QsV+&$q=_4o$M-E407S
zZd2Ci?Y#f4_(~gP7_)gYcek7LpIUc&9Nj|CgK=d<BHu)RHRYtd=T6p-#`Mu*e`N0g
z{cpYKnxb6E(-XFF`zV`AImU4J<Bn}w;R+N84&I|{hdh(sFW+OsJSOgo8pYN-c1rlF
z@T+^D`_>nAO&{^EiLBG_e5mo#l<)R$)Z8P-`A1>ud#OM71nN8Xvx+(<f8dE@o5hAE
z@jXP&xDK)XWz{x)l=3YcHCE%BvdS@P(=@-Azhkk7M#W-&L%vnzYA%19ajTKWI(_qc
zawsxJ{d&M>>W|8;^_e_0J`jItPKsr3UY;QB3lH~+&qYq5Z}*QPW_inBle4xWNBM>#
zGz-1f+<CMx*_<~oX*AomZG1j9AVhs^LA})V@GWNS@Z6bq3?Dr+%`=KTyhca-d128h
z?>|YOvgxZGYWT?`>2E^c<jy#u)A1{vxJTmrB=q~R4R^8@@5eck0pz{xZ{}fIZrVJ(
z>XLvyFC1Xc80(eo(WIJceEbML`fE{l>hHPpDuO@sStLn+A73SOsQpy&O%IfNxW7gG
zhES1}PgLkwid+Y(E6z<-S4BPQ9DIqF>o+Hr`o>T%OWhsKbw5+`+`4d3uL%dD+^v1u
z;o6yXX>~rA7GVA0>k@lBl)E^x)XUK|$TeLbUowF*HN&3|{+3*W);glSw9C6Ik8yKg
zoE9k=q}ob8i#_$Z#F(?xRrNi0Vsby!rR#m%pL{8Iw4OsA)Q`(WZW60`tlPpB1y8_S
zw;ZUiImPPN8QLF9m<RrG>uXjSO(`Qxxx?7|5tOY>xw_;oeH^@(^G=@-`}v6T&HKvt
zGJeT@8j-$x>8r?D_>`+v`rPD{O46_N-8RA(80EeN-93kUqONL=rrm}<hdb8Vyv(GX
zaoS@gY5Ex@f2B|TX>T0;m$nA#=aLg{Ke3>JxhtU`nVNoEM<L_e?eoc)qW^Zg&^7nn
za`7)D?_-ju8u^Ageq)ahq3hSwlRh&hJ7(H_-M~8^wjRA|w8l-}^K{jBjHfE_m}A8F
z@u;Ed^U~$oDx=oD$?uK$Bb(DU`!zi;Aahuqd!erlIUDG)t`3&wGu|ZkxYvv;e^y?s
zPJOr^XJGrWK9Y0p^OK#J`bCYDt*2c5f$>&uIA?B}O1!sg)xuHTt74;)lnb3DzgOxd
zff49&N@~gs9sfQSJA1UmLEDX@+_CV@L$0o3_4B$q_a)?A-H@B9G6Ru2&u-xSK-qTp
zD!)sc6L2YCyVN;_^3ZknFyz~oIdUHQ@!T+M^A^gV={{Ua&faaAl#%|64p8=&sf<6l
zGnsd-L*(vc`k6tUES@uwspQ7K57|s5XQt@5hd!mV=DYY_UvTvoW7wxOmN?^nbAR13
z*YP~qI}Uz>!{LF+d%Jyy4*7NLbCZ<kS^bOU^O^g2+RmXZ@wpw^{#p5)@lVP}atwTz
ze1_TbF?pb`8g0sF(tD<?L_WN4b&-Qq<RtPDIf;zM#mPwOURChTa!Tz(PCm-V%PG;n
zP%ckY{1cO|KIE7B9dJj!d(N=r>v4Ib;#)DE$q#!I>%eI{c1~Et`p1fq%Uog24<+?8
zmG1-cVHZ5DDuVKzZl_k=JOe&ic5Hunvu4RwRViOJ_`B~UulHRy;YVK;Aq8)=J}u;n
zGM;t)wgCH3J2nqYVjUl1?ikP{aR-TkNe*_`6P8`g2ZzKtfY&|JY`x1g>F(d`agDX@
z*#7dM%4uLfNN4-kRvD$vh<2TB#n6;mUEq5CgYwI?l3+lsw(nG0J#~OBUytiWY}rTA
z)aDP$tJU-ToihIUs<z;oYknW7QYjTnwUn8X+n)E+#I{QAcIhvBk8?NDU#0Fc^G}9p
zZ>M(04#^3)Q`^_-am|c&X_rTfS#M>jQs}*d=SQMGb!*g6xAFWU&-<c5+RRrk@SIlP
zrKL4gsZ?y1X9xXj=+b63%u_`T#pL$%xGv}Uj)st0-r!T$@canRFE%VzI~szjh39=d
zr!`iqFTgRcG5g@c^8VZp*<Zi1yh^PA-%R8{?rT*+J9pGqG55aY_07Dr$Tu^uWuZ9-
z@(wy4G5K1p>Y?w&Xq8H?|9w>?xO7$|=)G>_Ou0X{N;Ob!W`l)qHtk+co7)>+t@c%1
zztmT8=HcH}4B?)|Dm4eXW;Rx<A2m{@@vk+$$||+8e$iTA<>bRR%}mnsplv0%?ub^y
z7y4WOTvM35%l)E@w}ykchh@J}5IOV{{xnpxmhaNWHtgA>Dyr1h=(Vq?iZO><xtsKJ
z%50^~i<EhTGW($C!iM{Xy-;!G!M2J?htIF*uiphd*9%{vWoF|VHMtQT?^$EcQ{P8s
zmkXWI8ukv#{1#G+c$XHHdCvO{^I5m%iLOz;Xq#4LeveKZuLk2Ws6x>#j1`7Ow8<{_
zP2)GqRTcHBo1+`Gnr10etm@#)o@hjCY9{9-`uUUQELRurJmf|F5Zd<g?4{3D=tWTj
zc|lsT;%q=7Jw4-pj5YrAX)j27K~)2Nb;!G^d7gR(J>Ap1TYE3MTkC4xqq*w$Xr3L5
zRWADGZK+m%_*~VpLS53ZLRGhf)y)lIRnxLY)itb9O)WL*nT8s*r)8shuVJI=YKbUU
zV?=pcx2W94Ey~;4q%LV}Qq`?Hl`Fbad79g3zm4{H)BbMS-$VO*X#Y+1Ui3}X)!eRJ
z_3ey_y|llV_Pc1mi}t%|znk`zb~CvjYFbjYx`tG(sl}r`)8Ntev}9@THDqaBEr#Z5
zG&E0ZzLwjVuX(X^XOHn}mo)C2FgeewRks#vu4u95Y4&M1M}6=;sMSS-@H^ys%Ba$w
ziB@TQn)hn&81vxAJopiUA0gp~20t|Tp}`LgerWJRgCEcnhMqOhvj%!<pr;0UHbT!l
z;Rp1*2^}GLvJ*Ny$`fsej!2T*=Ybc|q+eho!vXf!9D0*BCEw^?+HI#@ugkL|1RsiB
z-j+7)lBmyB-E6o-_Ujsgu9}u&wX9*D%iCJzs&0{aLSo~4X-noNuWL_kSRKA=C{C7A
zXOesMjoh7oiTJ;Yjr=0t)|o_o>DIhaXMMIpT`WGIIUne<FUMZrNS*L$=o2>CgP$9s
zTp~OKJk^F5_W}0-XKb4F^MSL5>%ngT%d%mH4RhjWIxr)lo)aJ2JBoNE<5y@ZRv{Co
z6YqE#n2ho7TK^H}Es#7)?+vPAZ)a}cJz}%!pklwg&x~WU{*0<j%_r}VaPMuN`#ti-
z__|!GG?3I)63{j%_IO?#(5uS=+Fbd2b->+J5s<wxVZD~vu*cj_naFqNS*fA|cdD2D
z-JY^kV(IR#NFWzKRoY`uw0XB{vh2B0-l<mnyvU573;ZkS83jG;-zjjV1_D}gZZI$T
z68e!Bu<(1QI^QW$4#muJV^a1qx4*|4<UL~Jfk2A;cIu6x-cNh#bx1yN+LO8xua+3K
z)E~m#%c;b_Z%^JEd?UFi_?~vSG)a})_Z(VuT{yTXIE=YLV9fW>y{AR!{>+YPYx)~y
zukttheGH-d_sKQE=aSb3Gl+lx8Jxr2ACwJqcbN4DQ9l-&STG~GI(R`G-b+*Vkehup
zdxw07lJsZ*JX5XMc~OCrJ193L7(9(WN`Kv{GXmF9C&k?u7?%7(h4eK^zs{`Z@JDR1
z@XV2m^Xu5taIR%fWvr0%6520nC7#n6R$ZHEKcaKz2s#bln#{kyj6HQo_V6dEr=@J;
z^Qk$E_rK+ZFKi1+o1VMa1HgJ_4tK6vYg%*_8b;90iNvS7a(d}WXWb<9=#oR3J~*)s
z!DrA;?HAMivd`YL;p6hN;@bN)IO5xq^4v|tz2M#oi8aYRM{@5d@1{y0;_+H#zd1fz
zWz*-q>&Fd_eX;1A!2EY{V+!Mc2yqf;ybAsi)N$I#hi;{2H$2OoCGq?@V)T|#{Bz{w
z{3_xan)<X<@{J)M_Tes#&{oH->fmNw6(O4<<YaW{yqCYfWKTwsdjfKrWjvEwR2II_
zXUb=iG7jVw8NN~MkFEPLe(lgOF^Zd6L;Bjo;Nl!*ByVZRr&LX`$X=<fkvtUv?^YA<
zKVnVAe9MUt)8O4K^WD){74M4JTO;jTw8Uaw-mQ&fs&Gf`O(9=ik$mef%I%Cz@6h?~
zKSYHO2p-xg_=#49k6VLG-Y?hnUj*dtu2`&Qs?<^HV1(~hf;acG*uo>CV^+V`8qb;i
z3Y-0M_~iUL`W+c*=~M8on|kC$o&)?_OI8`k%9#&DR@IbuWM$!6-VlkCRaG1uG4=d&
z+I4=N_6@szxi3mFUs^GPO@=qJC{jn<Aet8SM;Lo@*VbnDD&Gq9gYRbe+84DZ+i?Sz
zRvI97(JbT2i62<817G{OeXPZrPqp+vWcz-i)3H?x4NW~YDtCBUFczyfl2mTsv@hy|
zI`M;C`QE2a3rOt1o%%sQH{)Xaw(prxlsmy*Z_s|d_wblt6W@F#maxS=vZU&+vl~)X
zYMDz5@}1Y$E-{4Bc6n(t9o`1HA3|cr)F<W;<1P!|YvC+KTThPBp;Nvw&I1p*$D8CX
zIUo7Rg@>|kts>t$cv{o-PR9PU9Ygq)^{T`d1h1@LtGK&Dd<5?7Xl}~z$(<c$>}bm=
z*80_oG06DujWf)%<8AP`G2f20gefmJ#^ISGN9Wg(XO)x_d-8uso`12|qVcqKjQIbq
zJQu~ua}soZlRT9jix7E=Tt%Mg#3e+YB3F^8#3e+YB3F^8$aPAbOeJn4@_ap8WY8<m
zj(=FTG@fToQs!IaDKd0qE5Gr73ryr40!OAku`IUgo!m@)gFnKV^fQM)Uy-SY%Z6&N
zl>JhLJBMknm8~P!f316ne}ii4WCukcaqe~SdB7*Qdhtvw6TDJaaH?Vz5WFjGyf=bZ
z_NDw>@Uj=GFT4)jLT}T_yV#R4(JyUSbWSWAp(dKNKKRA$l|pN#zPfA$c%|Ky;2oMe
zqHI{|g0e_bi+^b9RQ|rP>?+!CNo(;-Uz9$q&vvCf-wC#Nh27rO@$IGbws+A9wzub`
z6YJjsyS;_+?Ir!Gr+-yudw=@Q{)JAkJ-L@f_&F=Sy_DYe{C%{SsSha&PYQEZ@vAG%
zzx7S#-;;*tRt(iM%h+3TxSRWICJn!Y=ecE{$DU$a$Vg)<Ii{qJ{5_e!zlgolDbJC#
ziT<I2Q-8|DGjv!n_cM+(hU!gah2XjkTtkPgu-|PfTMa&m5BJoY6gjS54)xY2)Vqgz
z*=D_^-`HLT^=cF9Jw!eBsnDKXuaEZJ)O$Rk-ec4g9bam+zvk$={Ko(7j4%0Z8gAL=
z2=l1ppLzIJ_x0Xm{jIwx=gjjmiHkm0^R5X$L2dY~^cLPZd-I+B_Eo@l-t|ypkbVg6
zRBV^h*0pA7pOPbf0&$Mn+@-UunKf;5P;DbF@hUNiPn$z($c{bg)s{E8%cfloY2B+P
zw03hR&0;lSN41*0V})9_Bg|bnYq%??M!mXYqxy75s<y4QOU>pC&_ylT`l>RAhL?xY
zKh7!0J@Ce+sm=2DmQ4?04;Mt_?_XPgH}$@s+N6AQ%su=yadp+91Eo%VyN+4k#>M`a
zQyco?!8zdA18+UtH&TaR<k+M{c{sdJRllPTMq4aaJLdo4>|Ma4s<M3XU3GSystSQT
zNJs+H&8aFvAUu*l0tu*`Iw$WZPvtQ^M39GQH$g;$+!;y*1q2~NMD+F;pdNq^UR8<c
z?KUbZZTo&TwlibYgaovuR7eW7Isf0<RRMHn{&&8c@5@(J=j^lh+Iz44TWhbq);fuJ
zwu7EUJa^UE=zRQ?O7lf$GJpIZ`LDby%3scjTsyz9x~QHbxPNtCN$yAge@P$BH{J8Z
z>I+|6ANa*}O`TNkAAeTwf7Z{bzFevcbHMVy&`<5T4*PeLMq_A3%!Y02?*q@1p9t=s
z+Vc<I*r%{{{CE7^k%IbA7u5l~M6akDypQL_bNxK=9LlAm{(Z5%DAD`h^>+u=iTiX$
zRk)S*BC-6;=repLoO{z0H}V@^80?7J#QzcHb5ZU|%ylo`mC$QhI6~}OK6fZaho(rd
zQB<SMUdiFUA9e=#QyfW0J)`gpWIWEBF5|rk|04Wi{{i2B6|0xy8JsUE3d)hK2hZ($
z{2D#G-@ef^_^NLPm8Eh!V&xRH(~kSpk8VZ%0KZ$H&xvy;#bi>6AD+hjeUcq}54BS<
zDR@WK4Zi;Knke7hAneQ6o?T$L|I_}fpI@e<J{mt2ZT9o{)7M~2F5Sl*UFAWl?LXJY
zc6Eq(y*8dFoQ!<on8#eqWB<D9pUYp)CrgQ9)V0qai9N6UPoDqqKeyk2=j+ja;{V|J
z{_#-p4ADsbE~kuND?7kf6juaSt(Jb?0$&B`T*eL_!#<!j4*MGDd#&WlGadLw@c?u2
z?xcFW`)xViJ4bUxu}A&(u+vFsLm588v-LOLU){+R%&}K7scw45am!73KP1k18!#W~
z%)Jk`lTNam(V531;0fZ@$M8Izi&2^Wdk@9#_45GP)c+UCHN^Hz)E2eV{|vQ-`u$XI
z653c7d;U5+1K)^D@ZLW74Z*)?1@Y*SYxn=eb5uXBxBSC3ZS>bobuRla==nPFDm}lP
z|D^CV<QY}ZxYCdtLiky_N?p($@E%Qkj;M6PzGV)p#q=9{^$R1A%YuLFDV|^{){rx)
z(`0j$j!3;%{T%i-oI#TxtC#Fq$d@GSgLGepZH(@Zw7y?%GL0-&u)lXAH-rg$M~1jM
zbJ$Vb&ZomhII>t0Hp2U1Bg`(AgpF{&&>O9={r$YI*UJ-OhxAICW@01ZL+iOP!J=tr
z;qzxhfBNab#EJ8{{<c5IeK7{$nW+AQ`1b_JqKp55+$-Pf9vl2x*l@=t+YKSZ`k8Zw
z?Vm!U`m7a?+5ROoY4>ZDEw+CR9kBf|bj0=_A*$y&+vQLKzg*UCyW!YL+dmyUW&79G
zcWr-cJ#G7!W4N|Yjr$jGhwX;ee@{@p>9PI#U+Eo%J+{l<MAlQB#(Imbws7$g31bXf
z8P%7|6aVQssZT#)>D3yy{mPqRDI^_b;bx|MX|?qg&w&l&lr1Na$yhgIUmj<y-7AMb
zD;~nyI~nU3%h=kS*I7sT0=BkliRn`LFutS=*QS|R%UHrm6DxAP%38|fV2few5^N?X
z@DATgc!%$qV*I}Dm*vjEPIub2a^ERif|serh{CwTUW(bZvSp<sEsFl>?9cJst4EF|
zM9)E~>}A7HSmI|Ri0%hxGw2*&9+BBnijiKZB(z`Xu_gR#g3TzQ-#xaK0UBo-Ta3Gs
z$nGlJ@u*y>?3T+p#)R>D(SPM`Q#tv1D7$a2qIVlw;oAaXrqa9kP)>ZO`snv1WB5<G
z7OUpzwUp<knJW!xT9$GbE8oNtg1MFqt;cr0%@jOS7PjRCIcKG_Q12LwX9LFjCu6;f
z#`lR`ME7Ehuj1v{FPg&BFkeb1Tp2LNC-AQ3ljSAsM0um>6Uxi7(88a?IGn)valCVK
zgBa&`@lMw`>H{kpyWEsf>1IW+A&)}2B9x=ok4DSA%Dm-gW8=)!;aN1+g>gAv@}C&Y
z8cRRkb#rMJ#u_=Wjtt|yWjA81p_4nP-A(yKr*!m<LDBKw{pcC!=D*KMNB`))`KP}q
zJ+^m(SI7Gu@84lt-f$;9cmI*_%zxO_Vn3rhEV54Hal(#uiFO&wfIkfDG;uaR4m_Eg
zqRf3NC2l@+*;mb^x7u=qeTANR@X^k4Lt39j?TxVfs1gq())*rbYle^1Yx<m8O(NFO
z?&9?6^`)HesHSqyNfDjd6OM04dq9jI&-bVi+xB2#+)6L5@5gs9(FaWKK547lN5Ao0
z*?<J~9R0TNN7N46;b6NhXWt2XrY13^yTg{#O1bN(9PW8lHhcupa{r)~9{A#3V648>
zGl*TFy83x8%hIXa?B|0H_`D?AukvN0{k-4Arn!oCkE|L7J5eI*EhWCp;Fkm+TQILh
zcRQ-gKP5Wx9M1l7+P*~mXwmM^k*|RGQ#qf(i*%ODz@O3Y)NlHI$(Uy3B8LY()BilR
z@d2JEx<QW@bLMTiv{#j((_~!uTy6VRyL#eRik=p0|8CaNOXc3aJlr|KwBB{Z9#&tl
zFVo+{UX5~euY_&4#onO~#~c<}y7k?6D^<(4{mP%l`t)JE4{`U1rO)la-gVvBSIq0m
z?{BRy-#^f$@8<QzhVd)tX8$}Q4doJfnr1_QI&AnkiL(|f8OUS&skx!*6P8=`L~DIj
zM%ab-SNw>aLW-`-i@~FwZH=b=+p1Hx&C9}EwEewHosM+{pOfAlcXyQ29x8(;Y8gC3
zHM6xY{Etn`W!e=Q>|d%hPCNMBpyQuG$KOXLqCC!j)Sep`gAN6B^f`y|OJ$#!m8wr!
zebt^;rD|Asaaob&l1en(Bu@q%uYis|(DBYZ3+O<fMkdZmbWWGUqW(tHj%~yP)YmBX
z7|zMN&s07(S9zG`Vn#~Sym<Uqr|g)QZr}cUT0iObmEH_?SMi=lM^>eQKB5!8i`|p&
z{=CxsQ$~yr&bQu-d7QlaW}Mv<A9Q>};~3?G==ZC9U|cT3y57XjxAs3T+Q#!O*Y8tl
zelt?SWuK(jiVs~LuB3xM=a~#=j23~LG{<fBZjJiDcpBm~!etU+D9<Rq|Iwx8Y4B}~
z(ple0_)54+n0hUqW(Yc?7@Co*==>TyrQd|7F3Vcbvoc`*X))+n8O%uUDJ48TX;S*$
zGp4yt44kUB{C$Z&6k~@uDjN;Hqq)oA>vWqrL8+hD=Oj9AlJC}YxBYVfbAvftt7oA6
zLN;|=MZ(kyx=%i#iaiJKkiQ#yIi_UfD>_||81-#0OjdL&&P5`|)qDNd!$zMI@uPh<
zbDfXc%ZgLQ*<i#_0#gc9-4&<wg^haX+DxI}IM?X@bzH|QdB|m*jhy0p?p7;CZM)u=
z!7k~H)-6|{7kb9MY4%j$I7{E!>Zv$1u-d(ct0ji<n@n2UM3<cxxzo2@A4vaArGv3s
z$Hl{!@XzeliZ{)hD+YuYmoR>tJA*5FrM$vT<xOnuI5T80)t76}aa1L&t%zs0>kp+Z
zt)Md{#D}4t74T(d>WRse6YN%;Q;&9FFNJ<*i|b*d(h)I6x6%FYjcI*kTlXOMM&h>L
zU=Pxv+aVY2yuxip+^Lyu9+v^kdDHw*1-1FK{dV2M_kb=)8qmYI>Zbl+sK-UnhXK%e
z|HPDvKbz|-7}l*l>?(=pquq?ht9x4OD}eu?pD9JAwR(k|?XF6wM?dNuM1MTiB=tem
z%SL1VFec~+{RZuVUf?47arIvR^)O;7zC&Mdc91!YZ*}LQFHyc3jacIa?h1Lc7{7%q
zJEzgK*)cC6yDAQC?MWL+`7jp3$4c-^T)ryGMfpN?NBQOIz5eTAV=LMtemN}Kv9XpI
zzj%DaADnqE{*qsqdAp-huGVwyhke7?55Sm8ACqfp;&@FBvmJI+%fHpf<*9-%u!Pz?
z*6of3^6jzT!-C417VH}rgqUq5_7N>-7sxNT6Bz3O{bdctk8R_cTHKBJq;ej7_TWE^
z{|NpW`?0OVSm)Y=?-z{W5gE_Zb5xFEPv}10QSAEBc=3_~8ir#1VP1U9ywX)O1l|J3
z`9|~%<l9j82_MB_GWM2l7~fJ8F`n_q%Ufz_90&1FasRE*3(}|V2HcP5Pl)kM<xe9g
z>NBlROHWhonuYQFP2ArW>W0s+$GXxrG+)(`+frxdcN}!TMy|#9tP8+TSEuz{5E~bY
zHDT<xZR23;%x-ScRQXv=LCg)4l|VsLi{`P^2O<`aKc4S#H(FHCce@_8D1oP?+w~qx
zJLuWvZovIGUhR$;YUpXHTF^)3m!n(?->QWT59r*AeCjP)Jbzf+&){SA9z($xGUaJ$
ztgf*7wl9#=6~5a-?`E><E6Ahvl|Te#;`o->bJ;q49NM0ivh`l$MVy!ZHUOULix}Jd
zF+S-H8#TVL@r)yiD+{}9=9~cf>}#2&>WSvV0{4`d4luevanpF9jEFPCJY9&NO_<s2
zkI(m@Pjh_FS|4|B>wS>o^%jyn826ypgpjMCrX+045&MpK*4~9IBHoA*^3iio;h9~%
zR$x2Byru@J{6HQ=`H(2zZLGh@%sH+F@;rS|xEs3Py1?#_J1T?HH@X6Te;hJ_-k1H1
z^#?J(f3dZ61*Hr6P~KODwQy#T<(o2EZ`sz`3Y??9QY~M?{%@=Ako`&bb*$rzir>($
zkT-t?=Doh{8EJ*!dz|@pO)2Qms?aVop9dd5<xkDWyue0_{*^_Huf#Z}<#&j7W#|cE
z<Ifn++r)Sd%5N9*aMAdzYaZ&bFtr<cwx|Q2t<Tt^`W}rp?b~Rt2HXgd9HQ~F=SRnT
zf2^F0zQplLcXmM(C*n*iF!n0e<Z$Ta?Y=#>_Mgd(W*f<k7M%I^%Z(S$>_A=A-canf
z?L1q|XLes1+N}$1#=UcYf6^JW->Flq+W^e%GLz>F_Ct=0J3Gn>OyB4c*hWGF*NE}?
zM^nq0Vf=UcG*e4gc<UehkSBWfZlx-fAJo8u*dwQoHDfLbOGnx3TxvpUd9HoC(~~Bb
z+tEkH4&m%{my`NQ{f!vG*3eA~aIXb<im%@5zfQ8_JMgi`lH(|}*Lf@DgTSQu0gs&H
zpyvtG;2#CNJ*d%oK&q!24?EjtmNmpIY;H~A^K0Vd`8CX1=c4jvJ{$a25!@%uR_Dvl
zi)W(s{Lsd%+nuxJpqN)P*TCBqLEzrG>@_VKa)t=}YA`Oe(YkNM=M-G`;Ijw+Vf;t%
zkL7_iyUV!=-w|u~BXI8=>Id%OInYP<Be)OT`(ZS2a3oW@(60cn&+D<&0k5;&mgywR
zD}CsrvqV0sj?Pousptn|nf{1T;%{J<KnnUqbSLow)S1~Dk_vz$nK*0KYEpPJa#zmQ
zg3@e^M~c22<r~<>);NqwGM@!pENML^&BA=mMEpTEJ=c0j$`<{O<8dfo68bk|+C`7N
z(m8N;i+h%Q+zr~C)ZPsF7-(DV&j;=C+=K6{S__b~dkpwA9sR77A3;8~mUA9cwlBZQ
zqcKw@bf*>I6T2Q^hrC01h2CH~<Uc4?=wTKIyq)M?j{6pV5W2&m;6dr2kiT|b;O+sh
zq~p1;5!ZH5vO`aph;cZm^%#d*JHQw8?w9AJgTUj;wl9tKKg59s(QY2KdkAAy>7aIr
zZhFqf4z*JGUgJsN;tb%T3S3;}A6L-gCOdQ3$iq6$bJB0@dAc@P4*L(yYH_DvP5c9E
z`6iWzw6O&qH?HG7MC!#ImIN1LjsBE;55~06=d*6p=zCM|vdY1HHRh!eIGFCT^E}{M
zVdyySN9`DMeGy}BpsBa4g4Q-;b3;@viO(oQIq@E=v&j2hg0Z#(`-pzVeBQ@_e}|;A
zdLHQ8#*Y>c<&}EKS|j>*7uL@q=^WPZ55PaQ%WgSaM*ae$t+!Uveq#0zx1Pc;U><k*
zQD50X`;(duY|`YJz`uQ78h?BSkH*G73;x;TfU~negU3QRI5?1=&-8f4`sn$HF)Kjh
zL~@kqgZ&Y>a~!y{T8tlICS9lVyP2p1>$|Hck8A?TfrlrzS5RH}-qwA2+K(+J#IXSj
zsXXD~CQCwy$_@nmBrE7TJ@aoU+l;dKU556$?9lT_KGA)P=^*fMU(jq@h|fj-37AhR
z7cuS=^E;k-Fu(9aH8dqUzYEV$8&vOWsCPZ;jpv))1EEh+eWUxbKu3<CgML%F|ATUC
zV(k+q#sT|)f!-;=zk%S9q5N^(!VjsyCzpwBgx={>P=}M|p*mq>#n!Y3Ds1rQVeEN7
zy(jP3P4(cLqu`M|C;D@Su0@QYfkU_+Hs-q`Mp7Gme=hdZ`M=Tr9JD{gOnCi-7~dHJ
zt6y}Q?~KZiV*_8%dO%ybNk!iJHToFfbjQ}~v5qu#^lr60i5F^iz8N^31e~UKmW>8Z
zA6Ag}7dTz#Ae<(8g)Yqg<RhAbg3dR<qm>SlM^QRQ`=1wdj)rcZ-3mJUfYGkm@(FjL
z{T-i;mH3i?%Z%;vGpv&exlqf?Q-Dhk*E0CqGr7(+NPf5$d30K5%2UKW8fV77YnzYX
zgZY-)IC)F$ApQaB_*3Xv=>zw~H3~4RmT)<gf_!s>@Q$SL<saJeniMU9&(XNgj30o<
zKLC$^0L}u_*$=?u`7Rs2UofU!lJOkz1(hRu=zawEe?)FT!n9H7Um{xq8RY{W=YZ}#
z+Mwyc69#{L^rKcj?al|j4CS+c$KwMLW4tfS1_hGjSpttU_!RK<__pVzDS8j?C-agR
zPEWy{)&lSH+()H6;BFG|Z#*zLdf(0`pkL!d2c-#!6{~O)PNF<;uR^RZ@H*8O`YT}<
zuy`PFnbsA_3>vrj@*#}VOn=@LT%O-r*sK7Tl{2(o#@+|G%)aulTm3X%9%Hk=kySum
zOw=2VKlxJlPOX921IHzNV!wlT{%Fflb`XCbbp0uGOnP6evt&M3TW;6`8GHih8{KwH
zngHLtSz0<zhQ4aYSdRuSE7}PuSyv!`qqwY`@t`dlZx5cue#()I=ZS85&c^I*RK6GQ
zz+vohzZGjWV%&2LF3-oho$u;jx4?(MLEv%{)*RkZb3UD?>rq@zXhW<ta2c-+V{83M
z`QQuVg!g&tIE}tPas`*yV$Bt~Ec{q;*f<e9j{EQdhMtxI+KPOS^jfQ^PW;ARwg~t=
z0r*`c^islQ8f(iHT%I3z1i1X1)TNIWxLkqQ!MWPA)*7)smqPC)+u=a?F>=@jEtamb
zB&@GYYo@^ESwr05_3tr{s|7Cm?CZ5cV8Lv;5<Hjhv-3>MYkuf?DN~I9aL@@{)@Fc)
zC@$v($mS5wlo&405aX7duZs48E5N<?uE@1(_0vk!!GX(+Ws5rS*)|2TqF*m193~8=
zc_JL1h<mW_bz8Vk%`9jUa@u0bEMY7dOtC!)9sNUJHtW|%?-X>56moSo+TRtEs|&jv
zs3)Fp1lD$yW%dQiAy0!8he_*_u#2z?nB|)Syz0kQJ1-=?54gG+xH{Ug32R^wXsb@x
z9K+R_PR6GAsei$n+QG9EFvl~2tJn+RTEv(Vcn;U2xH<v2I=qi^R5VX+sXTUhVWi7g
z?>vpR;a}i<7npv0;5zN-z*Uf$>yVpsRcR*Hk%b4<?A`TZ|2~;zjvEU8Bc1m-q<*bP
z$b>$f<Lb8u5p6VX#6Jvr4$%-2bVYdzdSQ&NIPXzG7uiTMg0PSDVh`p`G;enf;w={<
zMvAZp4d4v&bvAtacR6GGwoaLMyfP8?paR%~cHZ4md1~vw``Xb5(zoes=sApG9Q2Sl
z{)XF<TQB$lbDTqajZe(k!VVc4ctYFBeWj$YM6q^IPBM>_oo0io-Z$4)riZ06=WZs}
z1I@uBt*Y4PnV22&W3<D}@5B1lAV2Ko$?OiD<VUpMyD%S4Kj{a)n^Zkw<YPW|Id8x@
z4qb~Fi~I+1o#b)ExD)bY+QrG>f#)tQ)sJkwK9C1JV+(9V2V(t+W9Rgit-rxJWF@dO
z59d!u6>0~c;|J%e&_g=PJ~I0%n_F8dL-sZL7Jj^xbgMX?jdlFSI5T2}-)3)Aylk#4
z9~6G2Wc2R#ib4EscQUWl?rVjQFiS>%W;#hWI!%joH6a=K@<$7Kn2dN1qMfmWUZVZD
z=uZ%P)?H3|cVDzWqXW;1{*XM(2Y-Ebk@lU*>_>rf1Hjv`-Da61r9z*hyqn~A+OjY`
zV8K1&rN<WKIY+0-RW|cVXFngMUg4wFXn%%}^s3-ZEx@%rCv>pTOz=0}mF1-CxbHo2
z^<I$dQ<brGRS5f3<|<vw-S+Q3>~X(N!5W?`A5v5JhwdZxm9B*>f4muOHJS<?$#;HP
zHX|XwlJtP4w2@-Ikv|`NJUSrsfytz&Oa(Tsb6wR34*H+Rb+U^^j2DDHaKygdf5e{P
zisE@;z*(TGI9mW87XlB`UG$su?7@7d;Jr#<-a<Bh9QqIY4ADaCYJ3IRT>Hl(N=KZ)
zt7DTD@X@ds9qJjv!HBWN{~WGIZH`ZXj^VJGt@LBB>x3Nya^;b0>>$S=S7yf6(~D=A
zxz4fM)bjNKdyZ?aTnYQoJm|#ffk7OqGV(u9C}?-5!WW(Km97+da9ySRf|dyk!8-!$
z7~9gC-`oP-Z$;}Y`Gl&1&!Kak!(J(n+0=r)%}zh<8^gv2;#??09#+?5eD4Ks`a7UA
zFK6f48t~tUe-Hj~-ce_hQ|gBBPc_)KaQ-kASd>y{lI1$$`wX6szGk-trF^}J+T|&3
znag#YTg81Fmw|P0A-^QMO?;$km7~{9e1zI#WC!<3BUIW$DeMig-!Spd(bw$Y2gbA?
zlf+r;U|(il3$AVP3p*2NqWu)-wz>%DwaGToP72?Eebts$ue3qn3+Ej2YD@4u&Idgh
zCr4h3HV5N0a*ZP71wvr(zPG9HT~K-u=iftiL`RdNHsW&<%KZP^5kLC@`kSynQaMMS
z0{Z&xh|?ldV6$5a`N-K9dH}fyXq@VC{>;n?n9sSe#eAV3fR0OZI+$Tj`C%uG9ps=o
zOJ1X?O!<oX8=bE>@aT%b5X=F_E5MLDfyOIh3<l4v_D1KzRwwfhLBj{Zp!A{WAJ!A}
zs1N+~?!usyg8euB-r3rN`CpFfHjG~?=01_zu!aV=9*}HW2kOK*t6I+n`y_s|x>vec
zHSw3UxhTJ!O$<6fBk=?08Fdn0r=tDf3(`6@mA`=co3)VCtl4;~8_$O_<curxf;Ppx
za6SV0tT?rU-#j)?CsF^-Ao1SI#<U3R9Gw_1*k@LFqw_uyx)Akur_f7Mxm4G{27{fX
zx(r^R!``4vd=2p9e)MB!>wbwoS34yxfgdJ<k5>n&zOTRsG%vr${($lAiei7qUo4+=
z!?q{zd#K3au)$j^za;dVB>tWTTUBc^tuyv;FbBF&ezS@_i|~D1I7fDC3f7g!yv94B
zN!6ISAdrRojpkGzwTBp0cf=I(W^k9@V4j0q6)rt&TH{}CP7OrwFIRg^bFkmtk2M(z
z?w9tf5?_Heyclb94f?TIlX#<wI2o*yIT)Xi^C0qFD69bXS0ge2^iVw>^GDtZdDMP0
z*)*LpA1UZZ90xF<8Fq{Z)LvsD^x5CV?5~4jc6tUoeJyzF?Q86>EB$!|ispm;6}i;$
z&c)SY45ZoEhnZI*Cbv#W$9XWd3$HrAlwS|pU-q_I?@{UdhF&Y)5sEWMW`>N_6wXgV
zue~pL0QckIn+qQv*h2RCpXe<^obODO(?mJ&PiffL7qd4EzgR27MsP*1ecRUrz4kb4
zs)fSddb%WuPt<(YDT04$z%R$8?_qEKwhXqDGbxq}WrWlD*8D1xd(&kH_#n|Av=7&=
zgYHy@-;BNPAA<FO&(;^D4@EsLoR3XG-!ZQ-d+QvpIbT)dAs?x~5hGQMn=PM-@rC}0
z@tcG33klrrKR>x>EbMZlj;OuWBy1J%WNmZB<ey?c>=ozZeOZvNIc+3gQ2#<pev68G
z!Hifrnfd}7c7B0J(3fKR5PI!{tyY@>yTXHB#KFht$`W#908^k}mjM&HW9M`W&%h=e
zv$tM=y)|FhTl4!KthAZ8x9&03cj1gf!JgY$DeHQzyhikk?0xCH3OxU|FSCH@GV9Wr
zw9;vkYin+lKTwPE>fKYD6}?z4&<F8a>^&zz|M)m`1J0+$(z_Q}r?;qy<lhM2$fkB+
z1Q+WeSuU&TF-Abn+!g3BHYm$kFXT)w)@Lu|OmCZ&m(`f%ike}388CC1j^Ek@w1Yip
zO^RGzW94VTYrWv-vse=qkTc~qgSflK%*)Znjlly_Ij(KeOtM?-b8UQ(yT=$3Iv@>l
zcNiZ#6?T_6Hz0f?nm;lY{(xNi*lTU@lU)PX{3G+)RiY(=^03e1d}o7_BF~QPo1NgJ
zNv-=Nr<f1uo8X@tAz!BTd87nKE}kuwPpPBVFmWGl4sGSKO@ki>>;uZ#2BW7fw~1+u
z_{>5X4?cVFAI5(K|2WRVp4H~qgzr$ua8AWy_F6ob$Iup)vpIe=hX2qnUk0(SbUKG1
z{;7xlMe{iib7{u)I7V~$iI?VXbhD}!%X5TWsFY{9Az#kYJUN?Gj41~X-vYbA>(!Va
z$d?t6FB_DIu>!pGhR@1huTGRtRZDys#%)Cqb0g}p@+`=cZ0y^YX}G3Ef1eBX80Wmp
zaoxsGRS%Irtscym1CLigzAOjsuOPXj)w4M4=TEs0NT=L3J_`7s4fzrm8U;Fs@lUHw
z{F7=rPec3SJdJb@EALfXrCv3W525E<GvrT%Ka3Un0@{Qg@i}Cb1Mft;nc8WE>=N^U
zYg9k*v(oXhG5pdH_zp(#>!gqNU9{(<d5(Z?x;})zUERP|_y@^vS7-1^daE=EeEzZ9
z%D=%_okRcWv(jNjzirs3LQjgxmxWj5i?kB*<*;9uC16R^UOg0h8Tdtc=gP@qz8G%-
zwk8BEw7ys)<V#EERLEEIA)@&#myZGK>%a1tPWea=V5a4MocpPbrXE43iH}z!Y*c{y
z+hDT!slQ=X?p<!$6uY0L_OMfsKMt(LQEl)KhJR8n){YzNr5xksMq4A0Z}KIK-zkib
z&9PT{32iQK{Q|l9aK0zT$z$5&7joEi0N8Cq9=d!n|EYX0`hNi9ycc%t7vUpR2z!YF
zy|yqWUlibDBm4%^UD18w`fi)~9iIZ<j3baQX2=xk=dW4&-)R4nRnP(aJ0C<D<XYGc
zIm3kA6n<j@ha<*Gf6zK#B~0GZ`#SP#zJ|Fw3GCT`Gsia|KZ-*KaGz}NjNJme_6YCB
z-encYW8ubc*bLz_#xo(0Mu_=3YYe}r!{(fHMb0etJ_b4Sg7mGPCFIPq;&eVtZ?O&)
z^97*md_npVawbA@raKAmsH460c<X!OTyGxc)y6*YKWqOCa)xzR;y2a{*2nL#c2~3p
zrQZpDbb-Dpz||_UcmJ2?dJlQU`DngJj5GE%7sAE>tkLMXUcdagXbkU~i8`Wk<_<5(
zU%ZDWcva4vhn#`mN}shH=X$|@Ib+R_j`KBgrklopJoXecAA?N4gPeII6lYrqdrEd7
z;fg)y4MEoc#A=7Jx1oJabY7o~$(e)z=}_r>5YDX=+Q#?24m-p<p`Eb%GV@`l$5Mv`
zzjO3*d0$M<Z1CE74aUgkbHR3=%)Zn;rUYexys3JItZG@XALcf9Kp*~saJ?GmJD9^H
z$eE5#I1*w%^MN<3sRL_qC*I%O0iHfC^spiF1HiEld?*h&v)b9izHJNRKZ1W|`nFBx
z4^*eiyQ+urrMh2Qs)LW9yY8ws$r}ZpkRBZ|-V=H>ompA<#_9q5;p!B=5qeout54df
zfsfQd^24IMiI2hh$-{aYgMCb%Q(>!Oa^@xQT^{7jaL5_x{y4YD%Im-!HTi|U23lzE
zEc3^zNncHu9~1SZ@CUH2np*wR1A<?$m%<pm2RUP0@L)fR{F&mtN8{J1v2pwk`<Mmp
z6r2lUA9FT*`Ny{GCe<CmXA#OU>`(qHe+V0{!w!ve!RUD+m80C8SNAasFOi(N1^bvG
z$nzPLdc``RSTUN<GR&m~*9S0~!*1_HU{k5QPpy*c-74(i4EbN8`<Ich70JNU9?Z*9
z$d@tLXTGLHjN8CNPeC5^RA<PaS0_OZ;2z|}DA8}o4|kaT*+=q&WJmP(fKU(CLJzKE
zpI99yhaq2XhJ3kA;C%<`BpJ}b#smnT2%E5fai2!{9yUhoUlMt^I-UPmjkqk#=Togm
zq$99PO@|zcb03o8gq@~?RfUGhKZ^OV@pR}B147S9>F#vi2>H?o`Enc1?-~W2gZOEx
zKZI+LFW2s0{88LQ{?dr(?*O3(W$=sDVRoB8RlW!wT&tgu*6OMJgxEJl(9QuV)s6l*
zZ0NU*-3GoLAnd*U`xnH4^wHi$l@;t=-f;}YIT2&bTOp4Z`~d$F$d&CO3F`?ly^t&Q
zosQ;uH7O=nisj#_3ihrZ#{I6QdhBy=@sGj%Mi$l65_v9klv^NI8X(_`eMcmG8eYis
zlR~bL{9bN!!k2kD<jO5=m>ZqO&cY914SJ!69e_-cAurEhU35aOY*3C$XVB&?kSpsU
zSL&m31$r07mwSNgB!825z8KFT*mv33$=0LNdyp&ZAy+EAI3I=m(H_M`99)Nu3h>V8
z{(Z|C=+Q!^#6hO~8u9hu0hR3VG!D3j{62@Tkta(6q^n1aSG~ur^WF6Q!QN$f_s}|w
z*Am!pe2UCphn#pd_zc~L9**mfCma2bUXdqDfJHtfg+E#vHa5ogEiYc20pA_ziag2l
zlb^^w>C2d(h*FxyztEnG`H4WDbnlbCi1~@Aos#9tGV)7sSzR$dk#8^#TYdXuej@Ya
zZ?HZxu%DOcvo#<|V!VL&o#ZD{ingQjWT`mQi@$R2xKzmF0r~ZUKd`TWTz&xK_nO!z
z&^a;T{zc=-GqtEADo>vE(td=oXRnbbb?_5;(J`(s09-$O#ZQFBPqEj9uF4big)dfJ
z1@%IHNhS&MWNk3RHVu4Q<cB;Fa-GgMNPb}70($0wo}!qZ(7$il4nL7EkyG-1F^{gk
zWsqYlgXp6ZzVH48@=f|C_KrUl{$xZyW5ayM?cc*+@G#lJz>|Z4Wy3<Ud<tiG=gY<c
zpKg-dAWKfwLcT$7hzng09cN6;AB?fIn7t(}KxM<mWG~stlH_-5d*C+-+qtg;zLGt#
zKZVH#g@0x`*OtiNt<8{6*V=d@+KUSvkrLgshSK@zTC4n0Z6Z$xKE(kq(s8X2I@n9K
zDg4vgbZ&xeFb;Z|3D-VXhsmGTQa?z)irU5Ug<Xu^?@9Kszra5&Y7e_9hAUgV!jA(q
zkUlE$_iH1dFIj$H)WiAx*#B>VUE%)dJa8R+vqIRzm?;7NyhpSm*u)s#E0(`T(eciq
zujb0*b?hs}z9Vcz+M@foNShP)kzy8clM(big1$%4_XzeY=`I_-!@mUk73C|?k2%J3
zw4cKL2=3!N^T%PZRl^4tww2$JPn*}n-f>pQccIR=eG~KQWBRa3g+F+Z&RAW|_1ZYB
zJC6Eh%6DndgMnAayc3)1v2U8`bK-s@`%c({kP{9zyJPTcD~4ZPvfnG=)A$Z}^+@dg
zZgshl>`Ucd%)>F*oxB=+=~XN5#2kMYM6OVk^IhNz4xCR0j?Z+$Hsw|j7YaQXc9#06
zodx~^pcU;;0G`iua{ibY*9_RSY=|fIN+WP?xE^+vikLsgLEqGZdiX=OfWJ3Ge;e(f
z--z$&0^j-)?JIrzXVvQ#U>41LzaBiMpx%vph(&z|v8d;r>Bw^z9oIgwCL_jf{{ia@
zDy`4v-fqO7bYq?NfuH-Fu)zV3cDJ6u{W!+D7@G`iy~+DnZx-T`@-WwvVQ=Zf-gYkV
z?WUL>Jgx6W%*6=M#*hQ;34XFP(O&1b!54_^?(pIGhT5NKxkroGR<?G1Z@e<W^qoEh
z_9qWJ>~O<(b1Z%{=J1WdTw?CrHS%xWighe}3{1hz@`MW93uUwVF4&ZM!p1=Vn5KH*
z?>7Hrlx6I1Lay`}HQqdHe5H-m_zJCCD>upCmG6=tsoWtaS7utP%d@OsN6&M3I`q<k
zp(Nf^8ZpMTTDS#$ekKTeL5Yq1EqI?ivmA9n?mXjwBlQo!!LI1|z2yacIJ<jG@Wtcu
z`^bG+(>BujW;y&b9nb?y6WLqAi}3feF^3oD3xY2{<r9l3uEd@ajSFF{er%&jfj_U}
z(pf$7{WKQi+I2m)?S2M7UYk9^*I`TWf66@Hj577;d8S0jkg$F#KD!hk(&b_2VedGv
zJdQntCNI-dW9KpqInO3F(|Y`(txOJR593_!de#m-D&Q-HAN+=oyDKBG@3cvO0pGsv
z8-V>!k5Lxje7E`l_Co{tQy9xYi1Q8VQ_@pzH|%Toe_U1xJ76)+#=+wc!M5nY=T7Li
z4+bTEhk7sai4a!ftX-XpJ;26~U#|e(6hA8s0wzsV<8bzD;@M~~D`?@*s*mA3n$BF|
zqov-+=j*#aE~|Q8`m07UJmhbJcOGbIJn9E&;eOB;2tL~Tx;VEPfIf5>-F~0s2d;H1
zgslVkT_qO2gy;@VK;KWoCNmxVCR{^bw`?^>zlV)wTV~<;QMgC8uS3$^+Pz{ttk`p`
zh9B00TR49l``K(2GP?2^iM~6~&u;AbCKc2AqB?Et!Jvtc!+OaImZEPBsDHn7n#%dN
zd~B@(y<3K2TsfZtTdWRW($~vdQ5TI7)g|%Y7Wda9@w-sZvLMlge7e0>*yX4l*c5%o
zK;M>Y=;Qpa&?{%U`)Q-|K&mf}-&g|QRP?_rMD!4SSL+G*iMGc;SCppbVGovcn(OC(
zM$=N!uEg&V^iUlW#9G$Gx_W}oEC$~CA%n+_%46;!DX(cuOrKO%v9;jgBG&-E1b+Ez
zub+qg@FrI0D>5mUVV_hSeOcumw$g7HC!A?EcgbGN`QY68(tG*$r6%^d?m|qLVPxdI
z#!{=~!q<z_u`i6Sv*vM&O$8OzthvH~Z4~mmgvQ0hny+7k>#4REp$~jC?rru_#h}91
zOJEni2tVDi#jF{5aYDe=`-)Nax@fsM<6mWSDlLV9V#Il25B1Ubx7bH`Z}&%)1M^$l
zzcqy_hVZwjz8k`}mEP}I{nyAfjd;O25qCoEB4#d-(r~Xv@gej(-<ndjiEVG~u$}ih
z5kulMeW3=J`gL?&u5{44ES7JB9uz$<Wzd1KE-|*9ZB_D9D%NFZbY0%&ufaSveOy)n
zz1@FEIs|*wZC;r_13B^#<WaV^tv66Hm@mbezO9w!9Q#eJ8usyfKekqqPx29I2hPe$
zVV|t>rNMWf=#%+hz-xa7pXRDtdmqGlbf~oE=Yt0y{&*SU;Kmjs?={xtWHlXY(8LR|
zKF44^zv6zpx2%eI^*O0foeA6VqaQz53BD*M|4TYcNChU)SxJv^8*;pS2tSlE<WkwC
z?U&YIP2T39{aP}Aq?G6Y{}bK8JoNn}e3Gy(JIM|N+O|Avihd6pUu~I=eqmi=ZmI&$
zN^#l)Vm!WrpI0K*<$#BV^10Y!zpd`X*+8pA-(N!=w*hZI5PVB@+E^9#<sV~={~UB<
zJw1Z@4@i?yuFAI!>!`;V^H4g*VJJThIeozWFmUT>)P=oBY_Bw^q`w{;kH>l%5F)y;
zE-wtQtrz@9`B(j*515GgiqZ$#Fdj?QZJ_Na>Wi-P+n`JRwpik;K+kQ09-{ARJp+8L
zplvtkiqe$s9>RO^KKZQj=TOHGU?BAmdY%|Znjh?IA)l+-^2NH`5L=hKiao3j>+-}n
zvO^}PlxnL?^D1lD39&8*@}pRnC$KITQXDB5@Uu+tEp+hpP7mHAA+g_y@hgCSFtKl0
zWnwNXjkE16fxo|I7?+$|`E)%0i8G#kE#%n4%+rPSI_?xptFRSXOOV4%_-h-+5ainV
z81Y<1uG4HtReGUStP>eZg<(uW4#ViZm)N9oQ(;yy{3EdL_l(ECGQg&ky~Q?E&c=Uq
zJ$ft1zC`?!!nfi5J$r7zyVfrj#^v~#y$*Q+m@<raLr0vkFF6-yR&2&G>^C~G77>s5
z&ffh4zfqsyzbo#rt!z7OOV~?oU<@3##Ke-PAUi?h*q7Lda#Q-q;tvrsjdtM6unn|4
z;~@GezV<`5tuiJ3fzmhOyJZ;T#`WL(6B}1yPajzV`nx{FxyWf--Co2wVoX>13GcA}
z{e*coRxbGEGvMKK(nK{ax1&_H-CX(@|4VUFp;DU8B07BL%Iw(3U@jC_+ESsHfOj<1
z6?|H9sV3Xa#asDgVB**MTgLEi%me6{hraAlUS=;>m<!AB-W4@Qe<#Lx1MU^MUT2-<
z*1~QvuQ<EGF@X2VJ&JWD97H~PjQ?89*(c6{82>leT~!P4Py4VHrW-2~^P}evh$q0<
ztey4@a=jPECHR<q<vtpJdPh6W4`ZiVQlYQNx$WT3Q%Ck2>(4-MX>GTi-}m&uH0@r#
zy99Be!QUee9P{CS0=g}YSv+twF>!i{gaeKa+xF0)*m+gjbhYFp<}3~|4Ky!gr$l|B
zcH3dZoL(#o*$-%lCB-v`gC;z)42oZe?HxbqRvfXp8Hg3eyJk8k6|`&5{Cm4L40>})
zm|>heqCS#eq=PLr6;)7~tMY59n6IR;LjAq|BK($){k>ho`6%Z9_gRsd|0vd*gf<wP
z7u^5vHv?~qT$55?LjKbAo$!Z3*>>p48RLhc{@YD!5u?~!Hl1Z4uDS^CBZwF47;EPS
zYWJdH^fJU6Q#^MZn_EITvOc=gT|zM)jFlW6hQ1=M17nusp91+}23>ikDbQV%ZzjO+
zFzceK4P_nhIp{x!*fUN-yA7tb<zyGEW_!f?kLNo?zXpqb?LoiR_fAT66RmhH4)yCN
zKaH~m{(Oi(Z_T{8SM+N_k{kVcF@ksc&=~v;{Ti2w`fo9v!26=UD=TLiqJHdmME&U3
z_0%rL?I&74lp~1hrFj{E=g3EJ*oV}&mT~u(D2`2W;moySAb%cuc+2&Lap%3zr;cHM
z#?o^-TMNB<?RD?kw);>AaLUs~*K?7t6#2N1<;JbVoWFzX(S6k<%Ova_J~&p6@k9(g
z<j9iazs7#uW2*~nvgP=8*y?<b*;e{mP~QRDVc!wkJ3izN@a4uu-@B0pdpzo2I2bw1
zTK;alLi$)bVsB);i{e@Qj>C7lPw&q7m&?X0Bp1>Ue?seED}J-sALY{szx@YSJMtM&
zK1s@FKxhAy&wzZ`D4zlOBT_yC@(rha2F7~BNjVKBr=6+%&v_00wG}x^y?Fn(_Z0FP
zyo)>sG!7pk*TE3hQ%rddEVf=?-G2meuB9WlK`@>56^D`YfXe-Opz_Uh<UokvKC@pA
zaymb^|1pT)h;ja7ke)jsMf4U+njXP8GfRfRjYEueSZt(^9}&OT(3n2_2XB@*>-_RK
z#@E|U^AcW<xcqvIcjkEHMI8Gc%dAvcV);_!=%n#tTrS3S#M@_%H^J6LIU%V`9L~^@
zw{v_w%FSfcagMK+;`a@|EQfp&z>Agpn7V!h+Vhsj)p^MVDY3<+@6Em$?_^`Z|9wX|
z&h7vAK*D3nfAFHh5{HifE_gT2Zb!ZQkq4>16nO`{aRb=}8gClw2;%Y?&Wa?+5(~zR
z;(94Ied7>6{O5){iGC~kotq|CdL}(k4x4XrZl9@gQs2E4=T%B)B!kg+SK1=nqg;pe
zUz6;o=O9NlobUYXcf?r#Q+lFV%d{L(b4?L_2Xf0!vOXqopYaCdr0;lzA-6x}9gswQ
zo-273qVL#@#t2jW^gANrg7=H|GE<kTJJ>s|lyf07ZC|-DZT$!;r^NCuxGeAwLEeR-
zh%cw>_WW<krlCFfQ+G$UUGM+NFhqZM@1pVg66<i)FXlH7$0dn5FR{Gxxh%12ttnT~
zoz63`rW2=`kS7@bPMTjTgZTwd96^4I-0~831Ub_E;DaOJgP)h9d?Eks{O-EB*dgZE
zDdu+s=GW+_Ge1h_qj+cb-;HUG&3Dpo*U^nbyrS<@(BH>~$W_!&>aV%IP>DbeMdvuj
zJKExKQ@e>Z>qjue118o?%hGEWD_TvFYmZGYlaMPRgU_qm54$VuC`bC^T*)WTX3uFW
zk4y04dJDb>-bD@s#+2h|2YCwWJ3mBz1iJopyn1dJ`ISQt@!F?CZh1Px$dO>hxZ_#?
zdc#PfVM%=bS7yXCCbEXoMez)I1#$w!qr|_&r^L6DESF&WdZ!h82IvdJop7HmhW$Rc
zVaNmJqrk(|FEQV+w^+c>R<uQY+t0I}Nu^bVeeSBOd<)$hd=ll`mal0)PR~dA_UFGN
z#*072fp14xc7Sisfp4c*6<RB!algQaDBu2oGdq$av<}qsXh+m%$!$^jHSz59oA`Ew
zWuv%1BJ}}v6XMu?z@Qy0q0QXB0cYOZgJhS2Pf2ha-g!ym`pfZv4Ot<2b1?>)X@2B2
z=qoP7IP4fASJGJIQtYi52L?aqF62nvTmJZ@(h7`$h;z5_=ZmB3mvt&>=JKI}?yKu-
zXs!yI+s}U!-2)OeJ=Zc+n_~J(e_WnlQE07-)i+d(g9S2y#)14}F%Ez0AJ+l7_2ip=
zWt{0Zjq4c80AV-JO<n3v2hA<9aX9z)g|1EPaM0YI=*&fai|6h0-7KG}R4?^AeRfA#
znMv(ti3?rvcT!yA4|;eT#Wl`x_h3C=XKF#5<$U*W_~#%d7e2=MTET7)<nDX$H_vmX
z@@CixLeAQR_bOC-ol<UJ>3lftwF;8cR6qIPQcNtx8SKA_;tqDg=C|4@gTJG32+e-F
zPJT;t?|YoFAil&oOJ3!kjyw$>IY;0L#nz>wuQTMMv3SPCwa8E0CdrEtE7OEJ@AI4a
zowbAIJ8LOkQR0gr-&Y}?agj=~i^4XI7{kGQ5olP2IJK5@%$nnzxTZyn8`Vp3GY!VK
zu{g$W+vuJLzkBc>#(xC=$Uh7_bDnb(zC!@O@3KFR5zoP<L-*+%mEss-pT%CZ{>*gv
z`<B~t{2t3;=N$M`dgKHL!}~6hr`K!ca=Au!Tr&^i9H1Qb(NVqzcEBsiL18yf<{IiO
zho6szF)H^D<40@F=$oB8-SGXvIoCcF<%6m6QBmH`r-C0wAzo&xdpTQ<xSE5af62Up
zo^M6mjQDNmx9ZE;D8$XI@Ab%sl>xKs-6ir8#7;!VTf_KMY~57!VIY4N-}eOzn(KAg
z!MjPOl*p@eMZ_~M@lS1nt=44mHJUQvr@2~<P@E8#+zqCUuo+1>H}&}?eyh41_sO3y
zVk{B<gv1{bzf<jD8~v$#Kj`z}`hJbtq4IQ}{3v^HrqyBil>P9fRG0;J@D~y9UEhuS
zWgZjShn<(9tq96c`~A<^5Zg)5zz*Jr*f*Tp)#Kc5QGjgPkg4#uUWBt?O`+e&Bhk6Z
zvNGVC6+M@NZTLK$!BK1tuD1<^pW!g9l^vGD0xzJa_=dqIOL3<m>uoxH-`Sg0L9utZ
zC(h##{{vfaN$YXkj}x{+A80J`-rpNQ4$lzg)d#-yDe$R;{ktS)|6bp_0ArsCnkcsW
zA>@5}>>9e}f)3E&eZjt7r<i05e?i4>_`SX$`kjSwLEH#pw9dB;z#0VYF2X>>X^Z_`
z#8}{`{{B1;<^_zyIu~81vNV2(PwbolIxuEkWAi+qWmVwu$trT_V65R&aPjh!m+nN&
zT|a*I$E#3TYM1ukR1ZCK4rOnR#RtMR1Nv9G;0y1i_D0}$7~lKbM?U#Zs)L^UH$1l>
z_8ei71^Cm0oFjR_AL=`7?#O|&1o%Vx!VAD7<W<1@)Fix6LH4z6X@1!JeG2>@#9W1L
zqWOx>4aJ#6=WmtwIIdHCEBF#|ChL3q+y6gke=6D^g7;_m?1#j-OolB8YKqfxXB6L#
z4b0X$K-+kedM4X4!<_`2JiYCo;Y;FEN9}HbJ^NPj7tu}Z70|a>u`!!Ng^y!x!YdW!
zz)QkP3AB=bDr1|359`63NGH1wyrC&L$LfmuwJt|oNIh(8HV1fE#D#b)+a2@e+X*KF
zHnzqKdno2<et=oFJ2m-Efh);;K^-%Ffw;mP$1r(89qL3};jQ8x%@4&DR^Ydd>vfW>
z*U>pT)`~bsr~49L4q6r=-n;(Xgf;aP?;SmlyL`5d&c7n~9EI!5I18LS3!FR){6icg
zV$CV$&4%yDbAkB6dhr~UBfO*g6z}#UFcjzRgp-|#Y!2cJL%_-Hj#={Us(E@nFnl%k
z64amBB4@mf-vOMw59i<a`NK>L43qB=xEIeiq3`#>UttsMp7$X>Y)vioC51nMIDsb+
zm$(3Ng<9KSd5tKa!Z!nl?gJif?#Dx|hb=<Bip}&q@H3jH1UQN7PQu9x417yCxj<eA
zoILEL@tF@lRa&R{S8(#4Hj2L<2Ri}f$XFmZV`A&idDuE{ev=3CWSFm!O$AQg?{36e
z6gY_(3c|_d$mc=)(qK&WCBxo{wF>;w1$~5T%Z+u27k7casUi4pyGNrPiQg{xl5n-h
zSO=V3=Xx5x+6vB^zd&5)fSA1k?ISjw+Fu91>~*fee5Y8SR4-yjU?*A)1I3d#FT4lm
zg_IX#sE^hsbQhc#-UGk6`2rs(-wtBTya$1kgRutjo`A2B6F`mPWF7X56lYlHWH|4P
z#=|E2p10nn(f7^Bg%Qnz@d$W(rqjmlC1IR#25~<Qem#iO1Z{VCH}{qy_rHd@p9wqV
zOvv(Efsc2@@bSssYK-|5&=%$2t-ej*547ohh(BIJbkX%n&;i_pzruPqVFmfEqYTcU
zbunJQ0>7aj;I$}D5+0I`1~E#a-~D+Qu>R2hT{th@<)rcGkGqC{LKkE?$r0FU)&!!s
zxTb9^baE40s5tw|5WiO!BrGI)2oE!HZv^aYz&~KkMA42S>K}~ySBv_Qqp6GXDHEnp
zEYj(1fAEh5j!+-s`BwPm1aWSJ_wTY0@Fe6!8!p1SnuJhA6z}G{@Xkdq(F42y-p$7t
z&PP0w(iO$K+x>`J2HtH2j@$zrd9s&m)lHL?$~P~+h<Lvjm3PrL#rvJw_8YHn;34(s
zz!~mTv~OWYq3gDET41v<^Aa_0w^}ioEgEZsKMP^;bEZ6}p0G&dv$!92$U@|oisJ7o
zKaJ<pH!09fmI#>#Kf*4$7BOZZK1=~m6aJQn_^?DX#rfqpKawcUFDXz^(4xIBG05wq
zkP~@M`b~1;Es5g%)JvI`b9&R=E#>XN-RD3%jR)CGj%@oqbizF7R*O_yt^&+iH2wqg
zqRO4E^_9MX$JHi&0QoTUv?O6$KRPy^ca^=$j+Vb^ZmO_^_ZR13+)3{yUpvaVMDu83
zA7b2hIjO&KtlC|h@S%uZCmb(Fyg20&p>olFANA9iBc2`e5S8^R&Z(pGkmTEcMebNa
zr1utK-hG!!-3LJTM99S^<g#kHrau<Y3jaS1@$*hI;^-~t)0^hzSU#v~cN5=;SOn@%
z6Z(2|tU1;nqUUAvjPl2z&r`o#v3@1-OpRjvqWy~M^S~vXL22mMd+66<A)liC`r?{?
z>7rjpMZZeKe3Bg|+AqmR*TcqQC1Oy&ru9nb*HFYMQaiM#5$~0Vl#2Q?&`-no!-$rJ
zdC+a~PE_#OV~c#SV~<2!K#sGYkI2p&9oIZyONp1(;qjY1#6RG%Jm+-i*>nx^-511l
z=#pqZ5A8qMTY>g>Z2N<E>MC8|gfVbIw=+Yxn<X#N&D^P-vaeJYGUvEtw9#l<?Hr0Y
zzlsEB1=&z3zAoDCV#w#6ezI%to2;Up`_b>kkk4u-UBlkR7s7Q~$GC@fU+hJ_kZ1Mu
ziEFF96ADza<v`zwu6O!P>wPfJ%_xSXL@v=6vQ=15+Z`0&*l6-8dcvx5+DrA11Fd}q
zeVO)7$0yT%YAfj2iu?ohXQKP55+7ZU_P?6=su%0iOJixpSR=23m(~yVkf7t|>xr3H
zI$={i-)^V;D#tZVo&i4cAveh}d}`jQ1*)Ecb4bRwJ8bg4>RIwujr>2&d|x&ENy%Rx
z{tUB%c+L$z?}8x@e*O3Pg#V{u7I{y?#>>J^oFqRD|I07Dc=rnYVl`zs`@XFK|Bd+f
z;6I)}4IkJ8@OdArQ=X?JJ{CI4fofT96@HN9p9u^V{+W4bm*Oaf@Yd=y9uW6&&JJB^
zB5awH$PYlZ%F*j|o(X^4pdV+L<d3T$CJXZm`|KIWn-7AB^Mik^3QTu;qyDEKMCB%E
zBEQ%qz8C(nnqrdoigu#@fgcF}K;jb<&qF;E;n%eAqKD@wd62oY<$JZvHHwhql;_4R
zJ2b@kAr7MjaekkRJPnQbEJ7I%K6~&V#(xC=$Q24b%Ast+_o#oYBJ?OKmzPJFM&%p|
z<!PY(=W^(^gJCB=ffyvBXA#+1;iCp$GtGkQm|O61pFfFVPBD*J%`K{1-mA`#$6}+|
z(S!QDbnY54Opr-#-w?SQ{$}_3;PZ<(3<uU!6EHZ*4?mw;v)oe)-$eBHJ;WirF61iW
zGvKHBo}cpv)qwOM{F><Zw}`{|*1H_n;a^*uBA=_}d=uJef`8^F%tMox;%4euk}r{)
zwSAHqJoPf-B;NBcXETCv{9Nr|{<YBC5_ueWI|+Gt;@~H{MYHmA@c%dm9XrmA=R@&w
zw49ZHk9qz!h*&K6ne23vp9$K*@0~Gy=>ycis+IhNX`E<J-ws{$YP_F27VnpYJsb6V
z26VG8(C07ULnq;kI_mF8dPM_loN*#A(u@%H>A-?Kr;s@;3GWu1A@mmVm!<i60=Q6U
z&+#&z<DxuRCO%rlZ}<`BU|kmlQjw=-zFeUXyK>$?rEP3%-)#e*&XaG|73MkXG4Jt;
zeYg397yf5@qxloDt~mV0BBo2o8{}0R%%9*Ld|owdT8lWpc|PKE&L2gb-&$`P@5K7K
z1pl*6_@6z1F}elgx)#50!S5}q#Bag)t%cuGk?VkTi>j~_!I=M9H`U`Y7e)8o=6M*O
zBA1OP3B4<smqS09hjm#V+jmcaKB+*ToFe2n7je#0ggzOS<I@m_krQwfC}JMqFDvq`
z(wOX>1s@s2q-D(RD1%;k0XhMA_a%Qcp80eCaccqcPAcSsQc36BxCbnBC~5o*_T8Vi
z25>(PxQKVBLa*G5efNXq<d1~kkQojIv5wFy_r~-}<H9`T%5nf3X&#!nqbwbC5e>v2
z`O)^hC+yR7l2ImJq=Futc@zn{;eSH?@M5jC5q9Id%apHR-yJ;{Mh*i%^|${#R7N}r
zd`z*Hid=M^%2GQx_v)maT^3<47#+($F}jW3vrOYoymM{5UVj`sJx^nX^G;FD7Nr;a
z>>|-F#{FmQA-=p5Jg59G6YGZE&N)xstIZNIB1Hike-2}?+CRF0xrec{h_`zOac2|j
z%H*Z`lsu+SYF6QQJ`u6q4`RHRA+CF-4!rLkFZ{!H`ld9g(06tU{tO$l1m8*WSi}nt
z_EW55G_JcFc;5}Y?*`s?1MkPyS>zFj>wZ&vT6$CLYd9ZKXO^=?+%EBB#8?LZ$XnnK
z<%KU;c3l$BMeOeu;QWKZL(&$+5>={+a;_+E<}<**Wysq!1M9w9QP}I^91HKjMc=Hg
zkQw@iz|3UOP2-CGdMUmDzE5QH(ut<1Pn1i<bxX1<R&OQtOJ!)UQp}gcSAd_E5#A&2
zZlyB|&n}Qx>qToi#C?iim?eLYxNbUQRlaI4zHiHF>VS{v_rUuO_?v$Zy#F3}Px9q^
z;QjZ&`_-^7ejmg8jvk_q%0=TfqH^d*#N_qkeFl600@9@z-gk(3oq_orjO&Sv<}%Mu
zbC}s&uT{%;2!5U}%fR~<;Qj5wk2PXc1MjN?X|fA=zZLV83%sX2!n@$n+yLT-Ylq0$
zwRq<u`kRY=luLylKj!I6;Ct9F^H<dU(ks9X`rQD$Zvfth$?vFkm^=k?;tkB-yBN1O
z#JC_vN~>q@`ZJJ+0{(kCFdqJRVc`Ar&`>@F@*!W~J>?BT`yy}9T$T&}x_e+7yhnXr
zx<}MAg#VT5X-$!%<)gUO5aW{#@c-+idIiqW`Xc{W)Ppfj1m078MD*O3v9aE$U7`X0
zwAAnE0UCFiJ8Bz1r%86eo)C@Ep}YY@xf?t_9sbhvndpRn4REgk{G1!Z`}Mv3c+aHm
zPFlCK<rKt7oOco(sk{d~x65BHrwQDo_&Hj?c3N+2Q)>?PYnjc8n{2IAUXv%gVQ=m6
z;619Nn-n)QIRj&HztN-#IwiggcGpG7KZN*hl)?PK-tn@3xk-cEx(9KLi$Uk2w*As#
z!6#I{hkb$E<gWntUxuCG70l%d$m=h$ZoUBSYp}O|sVdA#`88ojP{g^p$K>==-aTeA
zW1KYDTUUvBNQW<=jhRuuMEQ!~LpRC?+`kwxPWcGma9)gk^eFI{%|X8@zXftn_zCwB
zU+2U-3BI8iY#M_o?$?R+O1N(V-XfQdmoN@FQ38jo1uA`iv^OC3XOw4$a*hn+cOg&Q
zooz>OANB<3aQUF|L+{q!tSXVio8=>(Vi#hZ-URM{7{mSHy>946d7ue?!Ps{u0Q>Wb
zuf=`H0WV?xUi&ooxS5a(G(q^u)4TxpJFmt4ejF#<$93opFNywBo*ODJi*X>`%AwFW
zTpK?Z)zMncz%N?#6`#Rtai6fhALq$Oi0TtQLXbmOai8^(oQxPZ$8f(MxPLF!aI`)6
zdkcJkp5F!Ahx10@M2UR2n|!T@@~1EcJ}+`=B5%?;#J`<ahRLtiPM05akA!_Iuen{d
z@K?pUL>_U(dHn@gcqBLt?<^SCpFfN};iouj*si=(K5TsI8{6b@XUHD{SEfRboDTe7
z=jwr<e;EG}{4-Oy4gP<%lKgUQe||>F;{hG8)+WCl!vQDwH@6LE9=N_pMT{U~7XE~@
zkXp1cJ@~9t3mtHf+b;h}l#j+qCBhz<?xwY_;62M2uQJ5<qOXaekA$Az-iaK#UW&6u
zf4suZ4O(bDTlh)DFRXKM`J|{%;!Dui2AnT05&TYm{&-g<aQ`#J!R5H7=6T%J@*cNy
zO)P!@d4uQ4Yq4Ld{|de}J>koj+DKoE;1hOKof(&a`<H<Gm(boN;Ql3G67(p1NBjcL
zmFlDM3;0d)i0+e~1$*g_geyzQevP>51Bd}7KBy=EddxfFz8%*sjOH>Av51O$Hn5{a
z4yd?r4w&O3{D_F0NhyIr@>tBvY~cN?!24a;r)~tVWO~EQ0$b=<%!yO<A8Q8veHC`X
zH&x0R%=uOoxq0zD9&x@KLmh0RuLsXyKaKd4Lg4p(;DL=ef4fhN7tL9ZvBZma5386%
z$Z9j}swF|hpg^~u0J%bbqnSbS6+O)|y%d|$VPrz?G{S$h5$!zYMjN4Ic|vSHR#Sb@
z=U2l=bQbc!OrY{2?;4GViBF(<5M!r^bw}q%QM`}h7{<XXa18z@ly?-i3W1}Ed_--S
zWd^uBqE_M!D&ozcZ|uOj=iomJ;wtFVr$9FW-Yp46*v1&%PrFF-g7=z1zh4<Bli_+~
zUg;ox9-&p<`Er$*r(yiJI_|eo-X`SOqdXp6<HY_oiu2WSl^ZyJ*28Z1)4thbRQu_E
zBYV?J{7ZiDjmFpBWbTHXz1<J_qcs?BLT-MISVQEq;h$sNzZUW5(Q%jvyYcPFFYyv^
z{!PRszNC?_F2yPK7`MY-yw$N+x>-|LHR9o31kS5boM&(PX#eXm;-TNe-U#_b_0c=5
zY%Cu2n4sS;1kO*vxtapI!qAw0Pj<Q~;Gy|KuO&T`@R4Fofb$CMogy9%*96YfSWv%)
zUcvcWVmM#y^~G?0b1%Kecrp0z7U28_oR?Jqzl+7V<6H}Ccm!zN;HUDN5L-fYM&nCH
zKtJ7};QR&q0WRVeyRi>*%TH+|ui*VV{$@V%zr}kRw?y+hV%(_S|2y8h1@8X*eC?$x
zc;7DvC=W9Hw_|$#m>AxV`G3IscH~7Pym!astO_}M@0Io_zK3uj0{^wSzy=Rn>7ssA
zAdfg=<O9#!e-M0$99BLvPgSFN8VlhYtg4b+RFlLm=p}NFHVVAW;RiRenIR8;5yAzR
z1a;X2drxNDG+@s-<Se3jgwKz6R1*WfEEf3`VFwiYf3lo~d>gL-XEypeU>odVUBLe?
z;C~nJzYF;`vT6p&6Kmr6gKpRj+>~zvdyJYyd5p++LHqfL(Ixitl#guyAA@}DlaO=c
z&#<|@8hT3lGp-HLhRBmd`2l<d{N9&@4oNG3|2}05=vIIqq<6x82>f4<_%&cAa|I|4
z0oOzxMxuq*w~Rib4@w5cfW|ACmxAw05C>f<^k?L?!TNm__&@w2GaXh+<V?+#NA{R5
z_zl#n&?|dN<XhB)*tu8O=xTE{)l(nZ#^XMf`{fuAoi<#*V0=dBWwG(Zb9pEqqYL;S
zp`7na8S9kTMcoI#BBHMz>)<BLX*{mc?;$J|ZS?u4G<y*Lbg%nH`6Tpx75PvG21p)9
zj2eH~c*~n1M}YqWA(tmXE<Xdk_eSu}je!m}1U~Z-_)~l*@RstUq732&3q}74pTlfY
zAdb&<!_OSC$n<+i8+^6{J-D9CzeBv?nOcf7L7m8xIn$jDS}1>Jk8u}tjhQ;GAxGu}
zy@%b{3j15F9k!vNycGKWjcpib(GRlAbr`)~id&#~1;p}d9qi+v4Ynuh=U_UYGw#AU
z9-U#@!8bir9(JW3fmiU!*Fh8F=st$NzYzI0qW+(VwekyjkA70TRm7Nt+z8**CZoTJ
ze6V(08Z7!rvL(#!LVmpou$N4NosT|0h8=Jf_+dzE1Y-g^kk9GKi!?94M;`rRxfni2
zb+CgjP;=qKl7cl<h&(%4IIm-DgO_}COXX;uTGA^NoRh##8XSwWItTWNRG){96!ub&
zAtR5I2l0g?g?yrX&5eePoH(g^1ImP?RDC&Hig>~kkOL#Jcc*x5IfUy%?vek;a>I{(
z)@Y3DNaRf&jT|;(u!bpL^hoF&uPGs1Q<xmf;}rF8_ORD{(euJmoVC7&_l7<z#v_i;
z!J02c{d3&W^Fqx(5a(v2><Ji0r$4uVY4{G@ReH&PYLtDuSpQ+%BVP-OgT^)3rKg>N
zUlMXH)T<Wg*2s<hw}FUNp|RM(wkx<7f<KzSWmbol2BRsk-$%X)lpp4VwN0h(kPAP{
zrx86*<e>oW<2<4pasm4PN#B+$`u_;%{~|v}3FYUYaXyPY2B60eA2G!6J|XfO(Rpq&
zzq1V2S{1||QrscpMg4F^`(~o0L9^LcwkGu&uh8=pdx*IXTrc7eS31Yx_X2sAju;BT
zzx0lVS@JB^W!;AJly$+a@*{{pd?GX!=LW8374P+luJefTf#2DrV$DwU({<Pbggwt;
zeGBm>tC913Lgi@d-|%i2Q!(<0c^{SEuY}D#xLf|Na+LMA6?xWiLhjl5pGsjD55dj~
znKw8Ddo+~~J|y2!fqJkGRy#X^A@OLR=!eZ)<efno!CzbC_d(yR(0J=xh)Y?GT$|(J
zi}*nZd896Y{s87SKzSWc^LsEp32hemWVgfD6>tO}O)vaixs$<{xeT!bsDEMfePo^2
z!DrH&4j-s4$ba}Qdh<-*>iH&zmdZZY--~Z9eHQ0Oh<RwEc_6x;gnk<j-*pc=?5vTS
z-9ut=BXHCAk7{nmI{I7N9Qh+{2mFw)7v~IXyjAeEj>fso@wQ2KLoUq0e)u-Xfs3$r
z-sFA={37wS7~?fTdY2D!9Uv}ALrhy4-mmjjDQvf}7hHnenTgNuvCc2HLQmBxE{V>g
zsXwqM!=7-_zW`@8h%KrzBc2Vm2<%B_K~G$V&tlBooS@AAsy=}@eu^(b46s_kyH(JJ
zJTadZ2c#_M&nK~88I8|P&|{k^UevuA{zDW$>lHTfkaJQ~JM7zMg`X`)d@%gzf@9G4
zlaO6A(eFul?VvGr(<A2S_pnj0X)gMeO}^P|jsKXGravL#{t93>Nk<;yIhzObd$eKv
z4t)z^C;bwAUk80QguU~MGU^}I311StV|FRz+nTmA<nq1?_1p2jD2#{y1?dv#U9)+^
z$61I2?1mmW#XXEap+1Dz-)DbT-)+CB?{}g;qVF`l(-(1f)E;AVyf1*x`>&xB=V7o{
zti$@YRvoyePWWQP_HU^nqKoLfT2C|Txuov7Lf7M{W2*ij=)(M5)6ZpsF0vz`ZQ#M0
zR>CC4p79ayHS?!|S%+J}cTs(Sy^DASzjlY|NM$X17k-b4SQGCfmg(K=iBD(Ze3Rk1
zB9rIxCYIyJ*}sGOg*g7p^ezdiXMioc6n02A-p5ed#Mj{2BTnd%cz<*5`1e>rWl~{Q
zDeN4*R3F6@-faq%Q%oVn9}eMvDK#OUFdBbYaHTx#3-HxgGj<iq>THdORfH|3*u>Uc
zNA>)&Jp7}<69wZ=vx15W{8OI!MpJ4Pa@UsN`t|T#_U6Gy`kO23GfzE?7!g{N9+rb#
z=m`SHpM>HvPqw>LSWgV!PC!o}Th^tv5s*`lK!)KRKbp!sLXIsEer^^1ogW7(L(&>O
z9{fh*GnlUd?;b?%y=B7xH<?#sO;@y1jz7E$Mythh4~l0#au4R~kcann$o{t>-!Ec)
z9fYi2isx@_eYp2^v1Uj&Ku)Y;(ibYPJUa(EVWp6R^jr^~llh<V{GWnb@QwjmYtS3j
zn^69K(bh%Oajw|PzrtB!pO(tkU_aH1=gtOq_jU_>9gMOas3#!xLeCiOAfKMW{O(f9
zzXccyIxz+>BTk>*DNgb;Vr<@g%oP0&x;M|q^OQ@SvCaP<X>S4_Wpy?F-)HhnG66y+
zED|?(W)dJ^AcLZfmgUK0l9>dTh-m3sg`g;)*rte-z7-8F6_-l1Xl*Mn36lhuYJdc>
zZ?O^gr5Y=>y#3WSYS=-ehNTuW|L=L05D={Y&zsLDpP9Mqx#ymH?z!ilb8dYi<?`YO
z=$COcX24H&C11a%AMg6W8;b70ck+o8`F<yR-Y9$k@38oQw8{G&Ew<iyUh@?2`3UWA
zNckE2{^Jd|zdr}R;obLS!1wy;H*(Itj5E=kvNg0NJWSf+t}WuWBllO}y;<Or80zW1
z$t5yBz?XO$`0nimAF!c!znJ(WQFzBM@F5nz;ZXtcb+_+NU$@{9_>Q)-yI~`+{T8@v
znD&QH(H9j9Fa8~E*#3#5c(3YBiyvg@H?kHV$A0pjmO|oE$z2TlYvOjjkp1S8X3j5(
zah9CjG&W_>b>?iXDt5VQDwlOhOa*-WnkEVTUuyY#yi;qc$s_QK3uLKxt#O^lx{-By
z)}cA9%}eT&$xb8HcUI|>DL*d4N2%mK{f$Up^e4-)>#^4-u?kq9=<e~~3gMS{DZXyw
z`1A+=rY@awT4B`UC)fetpLi+0e|FxV)urVF3ZtdO|7V^1@waOWW+6Deu1+b7@h`S7
z^R)BITz#R)E|i-n{lxH36yG>(IBGLOaqzKjoj<*xPR5lA-^jvuh&{Bq%~uew%Ls%Y
z)Qj-bDd4Trg1Rh!$in0AZ2p43UMMJj6!Iy4itlsImUe)XJR4StYawMM|84Sn=eg;~
zYaQ=%x3mraIUA>|jod?b$FkJAQe-vG4wDbUCmIG7R+m1P^01i|GD_2YiPB%|pTU!6
z=E!?&gY@yyH2feh7*fi+IKRg~@fqS>K5Xig`>p<9<W%+V;<uBNcM9H<$*SPH>KqIA
zLXSuB{~)-u;eJa!Sk|xbZfjn#C&Cr(-JZO+)w`BIH}R&K$2P`V6%hQts@{y1@}D-o
z-JGNCjk)-j7(0}k@HFFa@!tnIhP!PG@27-B=6H9#I}Zu?Y43Sh!#oI_59+fbkKv;z
zGLGQ+H<n*Y=9*Leev3|0kV_>VDEZHdZ`-LADvEDfT;$cQzJfJ_@!OGh<X%(CB+`Fv
zdho&M^gXjtqx?MXN2TpnUnc%bA4dI_pQ5ot^ytrhV3?<KznW$FDH=PZf9`6=ij1~U
zYl=ykOI65PE7<W{bONp?QNC3C6rcObFwyfv$Glm7*@OnE-=98cW8>2wynx*A4+aJY
z%rC(y@JZR7_>|>m(f%C#uLPb_)rJh{N5}rE#jgaX(yz3y%*i7Kx7q4c^jOf`LM@sN
zE|kjJpi`GvYJ#^0@zn_+8wwsqvmdeE&A<WMeuDAs(tsCw=&;9ERiM%TP51{1U-*Hl
znj-z5uHR(gQOYv+lj*+;*s<|5b~)p-=4T-OUUHvx&VgC*Rex|?RzUnPztlp8l-)<(
z7-@eI?Q4|f5kX4^NY~G^=nni%lzwUdh^!;mUs2|#AN9m`N8c)AH1n^~#BV|cIfrB4
zSR5g30{B374&Wyhviuc`R4B&x39o^NR^}OcvF0)0)!@_PnoRI_Tsm|)u4y{$XyAmq
z?WS+zuW0u8EB?#EQ#L*>kKvyv^4Y2QD5l}Z_yoTPBlpQXoW^^I|BZj5>=WWs+84d%
zvR?j*_FNo&XWo6M-2FU0U;G>WkKo_P`{4Gw;I}@jbEm-@+s(X--E2S$z3cS;E^SKv
zwug_cua4H=Sjc<g;!kvZJ@>cNuQ{&1+^IPIKc=Ybe_%;ti)OzWKAW<B;PR-+x#&P6
z+2lRo<i)JKNeQjOh`h%fe3={;d_pNjUo+ovU~v0&Kdtc}*Z==t_}f+-JN^^Ff0qMe
zg0cd?uNV9?oV;aL9`O4Eku|{oRWJBge*^p#$Mt_a{GtDVfB%1|pRKx|J?k6#Z~NuR
z$4`vIW9Ht)yZdR)|2Nc^zWdRJ(7<>HPnDDx9Qu3VFvH1<kmq&E=Q(Mip7Mg*VB|t@
zOT643+K3$oqq|mI`tE$_*zp~YUxCf-|0T)_Y^<Rk`rM&x+Ffhq0Yi-uISUw$^nzie
z1A~hf_fzmwbzJ|w*Jq)cu~GWp@AMII`tQ9yUUBmB-2Pb~`f=+cjs97yiKRa=cqiOw
zPxgXM)*$OqcwkpZ4Q-%YLpo_ozhlHacG~@d^IpI2ls%HN@YETNK6PuOscgS&cU<nL
zHUAH8&QZq7k)inC>v(tlpnR9Ne&egJOvv}Os~>|m{ULrzC~gwVa)+e7_Uj|Ofvk40
zUmskXGL$_-9ax*vX{PcC-%j{cO+3fT{T6nfBfNL9A9Kez=#%0*;0LE-3wnIJ1D$pS
z20t)l(zXSM(^h=-gyy4l9%~YOi43?lWl~sT#;#5I%-ktDXza{<YF(37{pAgX53Fol
z^AB4;<<gWpZue8hFL^aJ;DFB<bJ-3r&Q?Rw-3<*2PZs}Z&7oz%=WNQRD0P@QG7JZ=
z+3HrtJR_lDPp?!ldQ8Fl(1e>WZM!h^{&f5IJN=tZ|IqL;{r_p}%=ePX-vjH6#*XD*
z@856tA9wo4Kild*ezboO&!0PP_fsuQT65yH?8D;t18*K#P5Tw#ZW_1~Ji2A&v-fvv
zOj~z+t-eY9O6o_xMg5-fQ%BmXX8fJtAKY#9Zxxwq2D*t!!2$F=kpDsaKkck1DZlN3
z%{ghz#bWBoo7i(_`-AR!ll)EO3oiWMK>t#%#wyocu*~US`t>(&j~?ImYNzijDKCAd
zTXb;d2$O!-_P{lx(UkUp)$P}rkHpd6-%Jn02I#?u(4&QqF63PHbAd_V>y49nPTw#6
z;#hoS1J~_6aCH}~C0}51>EihLbmybmDre)Pjs6X5KDI~ULnrM2`%WJb>h<Y0AD!3u
zgID+TKcg{E+66BmXFeDUYh*?uPpz_e6=EU#%B_5#%^K=1U>(NYvhw?6@V4E56kkF=
zf*=2&kMNC4^4``_+8O4+@)+f1{&Zlidf?24^PTiNt#(dMFKX+NuhDx2b!wpZWgq<K
z^`dFRj5}C|z1N$c`f=(n{ucGs3F^1qw>hVY`g6ZUeRqE2)Uoipd`V;5KUX!X&Q*N6
zGU%ihznakkPiryMs+K(Ud`miKz*}Cic~D=@T9wonnch!*S$D>@{$L;QJUP|gYwJ#}
zESeyF7!z}qu_X5}xb8>2rqzLX=dZ6Zic_y49;et6%__<o^dbB;7~xL5omlJ*1CX(Q
zk!iQnb?@e!49dy8i@$`_$-Z`6@PFU4VcAMP1L>0XlgT9`LhAW|U*Bh)HwLWO7gg8Z
z6#Q?ett{%Ur9As$a2MsJpVfZ5pZiG{S?QbFncJ(K%H!Jkh0{)ibnF1O3vT_y0KVpb
zZ8)(@Dwec-s~>awHu^vNU{RTWn)q)@tYG-TU+l7yrYJXnPbnwkK0F)0AZHH{T(sYV
zoTKlz@KWydarQwi_L`(S^|Hv{>(r67r^u7`S|6C$AU+-)ZXWomA+L?RchYTq_`%IB
zq`gMk2xs1fZ?InLp^bWIqaNC*hc@cxQZ8hiSiX>PwRYQdmDOeO(-YE`yaiH`ZTGEc
z?@{QgKvP|>{@un2bJnzP+2$PHb{}C{`*L?de8JRU*4B@rsjtp_PjKQ_qZ%adp&@oV
z@_iF^ga>reUhXM&dLQT@PWk{%?b7t_sM2N{rsZD{He!4lDqw{8Ead-R-1qqLWin+C
z>Vj|8ENPtNv@hw?X(x}gm%*i}W)K_e_ao^y5h1-#=gg9SiTz#Yun2j9p<E8NE?-hl
z{4(T(Ck*BJC;eR0*attuxx7KZ+d}z~%)4TD4!Jv4tlwd>7UC)Dx`-bcsxP!@(TLiU
zuc<x(iJPW8lY`OBU9p-WJ7c_veuMP=(%qYLbk>8WMpLdl@PZm0`<OGow5_S@0}*vE
z=jwYWv@X92IAjlc0$BC}%dkL5UE6rN1xr1!yqRB``D*OvLtc%Q=r03HecY?oM$W`v
zhPY|@h46+K)LF4n$g#XlLL2wd#vd8a)s5WwGoCPQ+>l?KIXia8kU6oiel=}`;~rHK
zIRoFnAwA>iJ62O?v7ePURAgqA*9=K3mvOn{>H7KRoR5>kIy7}dU@Q70fy;uI@={J<
ztN}*1{7aO#$A1>(ZeaXp#r|rI|2}@-$N2AK{P#_;$Gz_a<9_QK#x3~D&+p56c|qmJ
z@_NR8f6v$l_l$l13CAw)x}9Q;y&vPw|Jt}yoOwKQ*XEoKYuxuc<9-YHf%mv^yXD`a
zyglxG%H7Yn^JCkrao?XW>%f3UBkF#}e*c6*^$+HzA^&C75WCc}8`_)ys@fa7ShaWf
z(Z~B$`bObh^V7`t_}!9Sv$7tY3VmOgC}GU9e*Cm&Fc#tcS@4!+3;e+|ob@aG+60~p
zpm!hTT)w?{!MNZZ?iyG9n$Mt&owq+K<*La4nUjxgRr8TMkIk<n|0XBjPyXM@7e0mU
zcB7n$lF8Kp7a#q6{UU!Lzou~svV8S+fyqCpE86!yo1e&D^ceZrzI14$6Pg4YfB<$U
z`&j??2Rf7cuz%Ud`j@p6Z)t~rz=P@viQT^O|JiLQS^u;l@A<g-&p3G#NSE`$$#|xz
zos3`l>(FD>1s19D;3A{EZK^6aw4nL!RHHoP%?elR{)our_S*frJS4KB_<Yi@6(<XR
zZSCD&{45lFQ24hi`$-#T4+)nWjBOl!apu6D<I>WB?8nHN>+_bcY~W6$j&}|lUKs4~
zX7+&DcgPuEbxB*&X7Bc(!8m*v-hzzDex!5*ed*CYkC)#Hl|NDA$ZG=Y@p1>UUrV9t
zw#HzpTZz}n95TL`nz3Hqqpv_ekx5Lk>6T7P?vqwDc+suLcu!UtXO7UY$%wD4AO`d2
z=x{|3ypVM_E$C5$g72w?<pVd(E+vM>L5=qf-&JRqXFZx%%Km-OLpcxS{;U?1zpYo4
zN?Y-jHNgtt=?@G_4H`St_fPtt(eSPsRNltF;O<P#*b!5c>M}>p3^u297T0<g6xDgp
z4r_%*#8YTSD%FhUx#;%LWgn!idVyc5{`B=gaEt0+p0z0wd58Wrbun<h9hjOq4W7um
zT+JPve>$V<KJelrZtNJeNiS`s4W)jRKU=$`yjcARee<W>kIhDZ|Dy?=4u1_TU)k9F
zL7#BwGjF(=`?f3fGw`{4Y|R<^N@(QB4bxdS*4~Lto6y5zY-O+bt4-hFv|;g5TTWce
z{v2}BGxheOO49#I9~ID!snW3v+KZh1Y4n`FHl6tSK7lfv<GbdvA4(tn`A(aOYGpK_
zQ{FMbX-~@foqmQmY3MwPk5p5izBbcOjDBoh@oCij@i@+dd!wQLc3)Dajj|gkXR1+&
zWb!t{q`br(5I!bl>ry^sE^<swD~j|-&YZ1A)ya7>t&iP?%-Q|4A>&DfCy1OW<4HRC
z!Y}5N@8^D{61hikC2$j${lIj7FH`vq{TNePuQ5%ayo~#!_Z^<YnDR)=)b|xFbLPh#
z7xY{w?aA1_%rM{UW-pg<9lmXI&Jw4r^yxvKAbxzk-18IyYp4hJUqn@M=6eFCl<No2
zllHRMtE7KvPvqjYv?uwSowODFmVRc_M>4rQ@DBI>vySV}f0F(>x=-BSE4}(Fbo#4x
z(sG^tMCa%BSJJCLp=S*_akf@qz3tnZt_5zPZSfD6@Am)G+-bdSysVy%J)k#4&L%JI
z(J7Hp#Oc&je|*&Y2W1__GW}%(#(x-HHYBYqYg<Oismzt{(f%cAmcDBF*qd2H)6{a}
zGCW)=>j>B;4YT^mEI4Jw-sn%YcepS5G&o&lPVta0aoW0*nUj^e7&v}4=5OlaDYLZi
zO}SA0s;r;Bw1l*YRva(&On%C=4~dWYqgaW0#){i!xBtup(P1f-IrhieC9w*XDeZH1
z$&&l1Xfl~e?7p{=^ZJizPT5~PMr$sT@m8qk8(vfW%bHVmv3|P?e0p=~zHZTbWfs66
z8w5T>`+~BWlUdu1C)<DEtM%~J`fBVImhoS868%WGqaUkUV$)6BIV;9FD~dfI>sj_V
z(b2S|%6jA6D0Y3vo*h4n_QB`2LfyK)P*v5lk2WWV4MXN0+8l%@J*3_Y&R3mr@ZC|P
z`qt+SNiAE(|LGVvWxv~6dTLv1sl3VQA?~L~y&s&OdFqr$c?UP!*C(2SQ91S`;olR-
z6n}w3Yx&H;He)XG1iZN}OZI4WEBrqhoejN)&@~{-6A!vQ8t@v}1(+tkn@Mj@Ay&4s
z&SFm{)*=_do8zMwnZ(OpIdbHXk7CA;&%lpsPeg3i^N6+Zny<Ws_a!b`wn#4<=iOEO
zt}j-yKpPjnR9zY#r(KF4#93j#y1!w7W#_Q9?iAk}r9SkW_}*YED0@{`-4NfN(iCE|
zN}AXa3QhRcAmnJ#uTLxZn=+?V>t)e9Em{$pKg;5!!q?6~7DMi7d4qGKtZz*z<F%h{
z&SAV9r6=Ylhy4*8Ki^E5;M{ey8sRa)8106@2mj5cS`{QFbAtz&lk^1i5|?(quVxs_
zXa_w`hxXazh~S32CXsW5Hh~R(zdQPt({BZ3Nt61>Pj4m+l%*-19<zcoo42zvGDf?W
zJJQw;U8UBp%~)F`YtE-$N#Fw{X?0B*O+_B$6G=OWAITu*!LP;ym2YNn19qnG>I+Im
zj`OqcPeU&G%`$tuGKbs#dowhlta<w`@Da~BF-@(C=Vsk*a?RZgJlqBRyveUp1Hc#5
z)sFZ`ZNJH9Q<|Pu6jBnyb7bJle$ld@dZT52d<pz&AGDBGu%rK+@*C6Uh`kFub?4aW
z{p8*E)1u$gca~!x$GoMn{&!A-uGgfgXuht}@;~f1Z%VjdS?mVyJZ$2MBBq`$_J2{O
z_l;0y0%ay-s=KW_PHX+DIr)+P;*b0DNO7vz_uoj|ySpdgPdWiz2Kqv8(82k}DhJ<!
z>-L|@dOY!YywW*~OZztLM?c;59JlJ*JT(6AZ$6*HD|%!wIj7eRviB#>1i|UF1KlAD
zj<V#4N@U1V2Tu83NPgDV?UtTmx>L^}jdk0>y>EV)J77L1NZHre&)%er@CBj6O4jL-
z#psebJ8PYjBg3HgR_pxyB<IaNMmFcwG|pSo@zvt(n6I7N<c@^5U&e4=hR)AwkUfC&
zWtq^swC{y}9;JQGRNP5F5eutw>poh}&B<i>gnQu~a&CT!Gc&$_T>_uL>5gC4(sT>H
zp~2AdCD<Xb_iA@obDO5E$$u&Jj+jr&$uG%V6YHxL=f9xmShNt%DCQ157)jCZiXaO%
zRk9YZ9cbfJciL;BulonsX`*lI{E4O4?UHm$-^O|C&R+R#<lC~(Rk@sljO+zr<39cB
z66^%JD%8BVMvM-*i!s$b#IS0AaW-<j$VkFRL=MVAK7NVwp5R4fpK98Z^)K{OwH$rX
z!ghFVb>LYC&MV26bw_(G9@<M18r8&pDx<4C+PeIMdXc@x5O<8THu$?QhJStWdh9m}
zhWxy&A!C2hGjbnf?ctv=mwkhBmJg{pjbp6y^G@co?--dc*{`FlQ`T8LO??(AU|(m?
zC11|>_Zf1&e+;@1y~F69v-b(~4*qZiTVvoA`EaJu2boaw1tYVmD|(6-)eW(zb$9c$
zMO&^uWW3epiRnx9As3(zIoG1IDah+LSmT(Qd6^}%180MrM+K+(i#F%H>*z7ISbB^n
zf&WeR&Wjte&{LOWHlW97jJf5H+`KtwE9K+N(b6G1$};r;Z*1<3HfEXcY5F_G261RB
zR8hXPeNBoM3ww%Uf2WSvQ;6=2ya@!D?K*@!DrKG`Zz{h>+G_$>N3$j_wsbCndrR-)
zz*<dNowB`kNY8N&7FrmmO(~K!kfOhf&%)m5a$p;=W#)U8>W=(n^qZ-FO8%r^MBNc1
zZGxN)u7j@n^uRni|LT-JF@dSbGum1QdGuGIMo$<Gy@~F^osR@Q9Sev@$a`1J$=)7a
z4e==t&9&D2iFH(0<J&}e*8L5EH`LxTi9vFeg>&I|uD;10dvAS{z;x$A@PzL|@B06=
z{JW0Q@x}0hLf${K_9W3M@ZTTW>iW5jYY*$kq@5o!9?=(wz66&;^b5Qn$EN{*=}gM|
zP<zlX+;$*mQFWOYeQXl{vKqCeK9@BjF<1kS{F8Skaw0X{i6BGllJ)ZQAwQ2vtXHw8
zmhx%(E4<xMYCfb=Ih&@9$+}dP4yaJbOFyoA)st4XFy-^uWu67)1NDWHw*J%P>chwc
z=t|BUu~^k@jH%Zfgs1r6Cn4@#e*}FA9%8_K%T4U-%U9N0yjeXpM*4pT{nwvTpDJrp
z^R3@SnfbBz)LUcT)aOflpy<UJZvk^H@2C8*gfmscTs31I^w2DI^BsOA?HRN!{a)6q
zKPl6XbmRj|ujIm2-mA>61)Fo`t9j^IR}R;C!vOf}vlmDluvWg`(=uN@UhDEmpNena
z^<#hV0;m33>dL+|UzOGNnP!&oxegxQ(7tJjr0>{vuRVX&lsnnp>dMWP`ib>7?*3|8
zZJ_)97P<|erm!pTL`D|9O(;J(Y{~E!uzy-yb7q6486E!fZ)g<#rp!ynkGU&4*DR{N
z+$>s)j4OT+;H$&mEcXb>=yK=mDEh8HP?md#7hQa`F~^6vr;v6e|1t7KPJC^3An^;@
zk#djHr||CmPPv7Y=}+03ny>1WaaFET1&PJ$t`0mvd6_TKWy`$FK7#JE!>4i@7W~P^
zquf6fQa_XV?2%iQ)^L4KKJSu}FZ1o@XOn-mlYh9%(ld4R3so1@et&5Z?=A*Jmo57Z
z{i2g>e^KK1qQBXGrMe-W9JVr7aF!CPH2K|RoIktK<);c>^%U*3P$vf7{H(XEL7zl3
zoxbGUd_Vbu`@X;<?HJ(Qt?ys)VRSzE?civmbC#XX?>O!CnQoSFE<YeK?&hoc>jW1f
zD?AFliyl+(t<;TULX_9kMaG-z#<ISP=kmr*<pE8N$v>R@QQ`#^jHR+yD|~^FL7O$-
zpGt@U)0M5BY6)87U2fso)t6!`T7oX3BO9IQDb5(=KIpX{+55KiznK1|J?X!RbkUhg
zyFRB~vFow>d#Xj!#g;_+6FFb%`*}BZj<aU7sXL!G{-sSeJdD$)=GT9Po<$j(bH(0o
z6m#HLPt`A8S8t49-DTr9o6GwR6>5IdmFhxdoP2B&gkH8M@>IRS*|?)U>8;m8)%fbE
z?YolR2Kml?`VRb`t?%Gths2eY^c4Jx<a5LKmztjt%Zq+TH1mD&x|X1avs5JYVH2OS
zmgKMxM%Z(=s8Km<Mxpm;`r+oB^B9-RuRFJr&-^q9erm{f`M~@4*z~)YG;r1+I69ns
zr(W`(M5p&VZ$|iOZ~t&#?Z%S6+7C-oRON@SJ9Q$|0aw&1u*(0A@{fDd!|B@Nlruj3
zqf_n-r$0Zi{oY9v8uLjyxIfdOv923sec1YCxx*Xcq}#acF8Dk7-=t@D`IY$}&i6I6
zBW;T8puPpq5`NY0$oVGcyb9_I-OD|L*wa<0^d^n-sK^nOvfju$a(JedF5{z4T?h3k
z$NK`voYWV&K~o`PI^`$9_olyX&x5qnIbZbbs!Qq$9{%F=y_NKHh)r9~naIywU^Qo0
zr~T&mFH_8EYE%<2biD4APf&g&<tylevJDmL9`tV52td;V`4`<q@Q-%C0^4HB%l@55
z`L~>PCit!-UHQxs=}Y(*aUu<W^M}z2`g_{xtB^AN=*v)Ly#FR=$ny9Z-20_<hYjup
zyL5GZoOwy)EUJtl)9jNsr##Aw&T6}nqP$~;-d|%6U!Q)5S<yGGJWcnPL?3A<_C%w(
zE{%8GSRdHcA4EsrLR)o1fPd@M%JOp;RhEy}9uA+w=f;)yhc{&W65ovXO1;?l%vHPB
z>#EP1ZBx~h*(!a5*o~34L06;Wfkg)P@c{$fXj9gpkBPI1&P0t`WAV$7QT)=IHeT|O
z4JvQoZWz1{pU@sPkf{}Z67j)tQ&+PXV<hn6)Jonpm<R5Q;%6-~V=;B>x@D?zKRSWt
zxoTdWhkMKv&SoC<1~PCTkw?eA>e&&C^-V3))gIoV+7)T@^eMlz@96RoL$<^QpchM3
zJ9zWGl+Vf?dFq~qiqx6mDz886*K6<}7hcv~0BniNQ&$(=>}?@^u=&E&R^CMEj9!si
zU~>L%#%HzeP13~nT<i|cThv<q9qrBVrj`4`&!+#RXoz;Wv{bc!?pL7=#OP?e=CaoE
z?=G4l?{`H755&i4_G1IT)WOBH>o;SYlhJ$$xXAf&Ws%7kJ>V^oaRc-8X;gzpC(=Jg
z_tl-y)!mUCepjpQYp?*}US&*!uCA>+o4X!QjcFS2#Y>4b*qmMrFUw+{e!PBHvYv8(
zYS@?buKCWQc=;8n2g6EjB=3|B#L8adQ#UqtC0~vki_9se<;!j|m#t02oQU&gBkxcQ
zuL~`zj#Z=%pk5905nBIG^i0pDPca9hcfxm@_A?rRV~r<dn&*QLiP<?lwXir&8Kt(-
z*WwMlYu+X2X}{VJUNY*ZL$^u%Vb5MPv~2cet>`ZzrAqw*earq9*{^dJwU)gNo)u#(
zPkn><u;qbs9+}L$XV*~f#^#t>Ro9%pqUaW2vCof5)_(hoL%^M^DdzJ_;fMc^dv)Ot
z`{r)W5xwtxwY%129)zEysP^q|{@c!fi+n>pUT@3fAEST#UG3O|wPjEI>P2FAnFpq+
zdusc4ww44)dnWA{Mg8?pN(NhR+@%w<PGg+qaaoss)}@binWEMd`PCDF6yJROU@E)5
zy2I{gHvO>P(ObPyi+tIlRO>qEwf3Ua{gjWlppS1>(3Y+H?Jg(;R^bi87YxoqCOqe~
z=k2zHUuDytjJMVqr_OJ=Q~OWyr#jjFA^p{SVe4~5C+k1Xj>pyI$eYaYVC4T9>mG6B
zV}3U*o3lCRLioAJbfW7Kn~go#y~rF${#^2P4SO5m!{pzMoG5GB$xmEJezr29jg`3<
zs^>Ygn;nYSxUmIya#p`Owna}wZr5`o(=C0g=nX!|jV*Y^fS#JG^r4ons{$OgwAnc7
zx^8ohq>H?dZQ^iQ<09{8FZf-6dzhBF*d}Fl?Tx<R!1xm7k>BXkwDd6S9oUF$kA{!x
znKo{8%05b2SEng`NV#X6yj#fg(vGI$0qLW+t}1KLuIOBFAvl5`pgX9Fr6K#qT|7}Y
z#eu=?HwQk+80(+mOv`zeyZ5JK_2`(ZeBH={?FW4NcG{9VrCm|q^t2MuVH2P20!{sJ
zwA=$|YNydmEX$V5=Y$7o55vo=KO){5`Ta+^`JI;i>l|y`RlcD?k&TPh9Q12*uy^R6
z->Uk@;wkO$(AJ`f4t}eAlM*Yg-JCNIc&pH}>FC+6gh$C|m2ZY2dYhsAJ{1_1+LHf@
z+7k2erc>&smv~35wL=~08$5*oF7WX4`-UouG<7xbh7EP(P1bXHz=FADwgoeHQXioQ
zrtI~=y(Le|*>%bTd(ivp77q^={I3d5dD!|c@}h^k(Yj!z#c#eE(WX4**$WN@{oH?|
z-{77!$lh^#ph};S!#vernt5*dgF{A^4}5fN>96$bN(XJq#Yd)k$0?7FD(!>rJ^Rry
zq@NZYux(VS$dqbve(9g|A)KMwU*ud|@5BF9;NYI6-sVf2hnvuvJvaNKpT1+$B|M?%
z%Gs>dBWD?sm#K`y@W*1Y36gV9AHA$dcW|t!3ylzEt#iwfCj+{Q|BG=kA0G5#?Zu7o
zR_sxF=B)}js6;)%ygf1D3#Y$**VuBP@DHIonP1}lHtcos-y*-0H7V(G4&2?(UbD@l
zqo)msTsM+9WH(_qCu_CebQO7wyeo-|!WkIZ+@{GNpgUpR*6yM_a31&$cdSx=K4nuK
z`HS*(H#_Z2Bi(P|ZfJw_FMSK&c-`q=%3_lo7*9FY$N}MXeWokH{r1^T8-DV>jSO4W
z&pvZ!vsS#*8zT{7UlXUW;AdLe6j=lRrK0#^|A0MrC-3(09FrQ$IvX1!265N<j{fI#
z-qt&HQ*Lw~{&mo<F(*0fu;6}{c0Fx`4Z*w6q*t$v*m~e6SUb1p|F60|)|s4q=m$M|
zB%#ftdUcx@bQkoT|F4EN$QRx(_OtNwXEmS3{m-Np;qS-u<=>%)6q%a6<)DB3ht?i=
zhJ&BZS(|eb&U&b>xvG9~&64^mbv=9F-l&{UuT-O~dz-f?w;W%sN>vsQ;43EivZvk4
zo<<q&Z;XA_)N}RU0>`7&c|h9cY%jiOi`TJs)$Iwb$uOJ0AHXN^p2$GfzfWyRSnn|S
zUgv(ImERuLO4#uE(o5jC+kGn7AiuMGqe|0|OMU8U>-Rw4Jm$KR-(h1nd%f)Oino+S
zw#-wHH;4@fv1WJ7R<GC5?w&lg+tSAj(f4zA_MJ6eeCvF?0iVLTu*%V|wO4M=L3WLc
zoWVXHh-Xw6ea0G+^BMAA!*x!%O_VD{CK$|l6d9)h+yY09buPQgDYJqyat0$l(1FF2
zanFF4JNXN({QXf$uW-@|d9$ICblJ~kf7fZ3b4Fe6AMCYdk|*VT<QF@2{Cv+Ry#`w<
z$>YsE;%((8Dv`b8@+McIiqv|wu+p>$V{Jdzsn<1A_S5tR?6$0W*foLA>g{8k{H^38
zbM(MH(n<dV>C%tLNkP(N-en!HC0*#k)hDgsx6pz3>j}L|Imwsr?)h2hu}a!w?f&G?
z_870^_kUQkImi1BNSp5ZFr;68$5|WFuB?ya<&{3z^=PUph#qnM2JaWe>%7ClvPQVK
z+;}1OKg6CXMXuf;dIEv5!huc3(>h~w&Qivd95&I?3Hi^TW$6PdowX7tKdn1pB!^v<
z+mE$p>jbWD?9ulio83Ygf$f4`?an3b2HHiQi&yo?p#cMXmahCGHg06io0JoNY3t%g
zH4S#!$R%CwMMZz?K{i^9ourrb>B_W2{$;mu<SOh+u?^yW5<67+$BtC>X*dsB6JC?m
zyfb>IqwACVp*G5&Wyu_Uto=dsL_Tyw`I_H6n}5&rr6oT4i8^(#xilW54z$*l$GPYX
zXZ~eQQnHt_rYkwqP8=b9w$jc3)<~gKx6-L6`gQJ+TU^@lY^p}5B{qR}y-iNN(LH_M
z5Xhr0G8y{wTk&l#XJ579eIq&S;9T%2HVn*n9rMe%d^bE|RdCTk>}Q6pwDdMIR^$Bn
z(92Q!1fO+nSK4#+&bv1LMBgW6{y_SPWNGAyZ=}y^t6q0O6ZE+ZxK2c$*ghlg+jpZv
zs{^qM>xT|E16v21PM_Z>ws`Vh<sf`TP3&`I4T?V1pnai@<qo`Bp%&@q^oczVe!(x4
zK$l%2bBhhbXO8Zn;|H>St+y4Tu08^GQQStlt>3cgy)R{i=7pYxRzKU;&xm{5i>3e1
zwq0bj>NDBj0>)F+tMz_ZY|0u$rwcE~-g!4N%s%X&_FH#@&*K{*^#u2GDK9i5?Jpm+
z2RXHJJ2FYV;96|J{QB6US9<i3d!vPvm%LghEtlW;kQKS}DRb%WM`Ew!BVX3sRXy|g
zNwn*~PCSR;zuwhvRh(o#CH5n6F6)F>iH&1zdRExOdUtIo<LRNW`(5C4_i^{r<yTb}
z4BZ9dTjF6(;Z^I=RR!blq;+1~-co}%DLpIVQ!|>tQHQ<H+jKTpX>~$}*qiPk=Fq;`
z{BFvqu=JgI=)A+JGtH~LVN($g68&sq0CV5FzSQmgdp3HNHs~@>1sZ(Zr|@pGIS`#q
zd(Fy*E3m<n`I7N$`o4`j|H<(KT>p3cR9OAk_|Y8v2)xd^S?>|K#(}}7Ld=Oho)l~y
z-E@JMHyh(->Nw8hGaAu}b)+M+aK=iAK50!xj)@M7vv*~D0Q{*pKHT<>wpEc3{0MHu
zo^{JqGqw%fAmau5_rlMk)4v%%J@apsgT@(~*w`NK#S>($i@oe1_9X0{)-Q0@`5^dM
zA@xp!7CI>}_v#y*JmkN+GsqiA9`ZvR9bTdkJ(}3e?vl2#OUi&w2dP`@veA{;YqCB1
zTX>;8x3=xa-@hkvh)rXHKL_WG`>4&Wl`eVwyL9b-y5p;%9k<+ny0ema5QXRt(uo7$
z=l_YfX1<3XY(n6Q(T?1MaO}=+t=U}99Ye9)ZTyz8*zMn#=<WMp+sj{*IGOJQZ{cz_
z8bh7yjgXqvXqOLAzC1siSsc54NHkWY7eOz9xcC+iVclF{?Pac?#6`#WNx1v_V^?g>
z!EdxfWc<HbGQIdmJYh&YJh_h-Ka3juFx>L<DWA(+ZL;QZPxNK{WMsV4NEd$I8%F5%
z&|GzL82z%gfxoZ%VbK<BPJWM%$z?tJ?}_1X<+YB>Ip;ZWf8?A+>@%m>x$eWpnYVbL
zZ*+0id~Blpsqkw#-*HAVlqYGtfbJp8e1z2OMzK4%3%i3<3+6i$5j_De?~IGC@_bd@
zCHIG7gDB@K!A&f)f0?rF1<G9cu!26uT7A4R<^}aenb@UKmN~nZ{%oI+bgTU^^LG6S
z{US1v8|=Q`0M0$uJV-yi{W}ET9n)Ofgg1am{9E2A>#%I}!6)Z7!RK}0(_RNc^Cz~E
z3ZaWZ_io7mA}bIyg>jyIeN@q}<ZG(JaMwpIyq|T}Qs@1sSk7}|)5H32F<hTHc*UAC
zjiL}f;`Tkh(N)iHJDy5SzO0j0&I2#08p}RL*Y1ieQq}E>7`K*>kLR{vNL|-B!ouAv
z;BHU8`1{<AzfY;YgL!%-o~qu9<cZxPaogQBVwXQT{pDHoH#$FqJzV^QrdsngpZd_h
z<C8Sm>ht95vV?VMTC{O5`j;ny_=Z^PY+B~S*uLCd?$Yb{%kVjK==Jqu*4c%}tTVT~
z?v!`e*<RmK*<;^SnS-O_<o@&<*I7TtDd)@6Z8)9veQdw(`o5pGyBs)oSa7=h!ycFG
zXXTc^lJYt<-`hrpm^ocSgF@r=8S{!>RM*GWcyBXPv^9}?lecxAMeOhp@>~P<yia;>
zqg;1^p<Pszs=XOWSFP=7y25VsB4UH?k6!xROxAGY*vnO8IiHg(-4W$`^LJ>j9(t>X
z-s(jb>Y-;T=lr{T-u;yGmUC|V+Ig$DJS%%zA9%a?T=c~@tP&X^@4+RF=<PT5N0v?N
z_6PsKo{ns3?M*4XJ;fR5;9l<dWSz<xXu_rJP1Ny%C((azb?)=vCrt)<73e8sUlYAc
z7VE!I%}Zoc9(_UAUk=#qbXCY1o|wG&R917(wM@-x$sEb~iZRC+GxUJ&YE09w9R6vt
zkNRmt+7-LDfwU{OZerio5Bpz%P4?k9?e>A6TX=cUwQp+=Bptqf3;D<_(D?3S?Auzg
zgGhL17S%I<HXh$e5Cc8(Q+TDUSy`{aZ(6VZEfMa;S+AEQgf_))jk|N`Sa{<N(CB@<
zb#<K29JXtt8Hdb$Ewu9tIz#3q!CWNJl{bs+f=3m=2h0xMW?!e2-gI<7vF_GbpO^Ib
z*UA3ouD2DJY|i;RbnmXWOxBygCV0AqJb_PaMgGcrhf29NYnL?0z9H?1&6+E}$0+}P
zPg{GVM;v>?5b5ta{8jA1lDw^#+PoKgr(uTI=PmVEK80^L<uQkHj`lHsa^~6gl|5h5
zf9J*adh0W2k5v!bwRLi4<qqqB%(wV+$eg=pmIs}>&D8TT&(fyMyPQ$BIC+A%M^Dgh
zD(#xs#&ZsZzMcV}_pJLi`-#}oyXVT2tv^@ZGU!*z$bI)3_7ORQ$yswcaLQi6zSXln
zWi4i-=Mewu5dQa~>yWr3vNn;AI|lTutD}1z=f=cq7s(p4_c+mmm=B)WAZJ2%zG$oA
zQOeL(L!pHqId9(@gr5Yn)$_qF){B9hnui?guBp$q{n+?y+e1bQenxU%{-QoClFpo@
zBA1VM@GAG^ChcmhpKLX0os3C*rDVL>oYi+YXTfaB0M~GV%Q%0YrJs?rq|lx%&+mz1
z`;Oki_BmF)#`B->+j`+q{3aayiXPU+Z|*Vpb@yzW=Y0VVCaup$mPhy4A-Mj%1Mghg
z3_}~S2ba{F53WQ9djmAJFDm$yGq%7Tqm0edinzlM7_ufSvA-4Gnbv)ckqd8=eW~`4
zP1}Pg4}IG91GFW4vYK|?_1QILbIx%36#UCP0GCDQg8Oago20Dt+eW!`@b1DRX@2Hq
z6X`m7e;M~OXB=_T#LuBxA6+8%l+uRO6L}8(Sgq8pri|QAO1-r1QQTP=+ZQ|ag=bb;
zZHRsJQJQo2B4jIDu42C3eaHRmp?|6G(0|?6=s(yqKla(Gdjn&)=w4*0Lg*g;PaF!P
z<1z;(7ml~eWo+UX_;tE><yG2hh*OTXdgvb5ExPwZ_vb<P?s~~XS7)$hWIp(A%`r4x
zH=Fv<w^0dxWFL`r0$dHi)gbf#@|X7fj;EZ=i@SfP1Dl^UAb3qd7m(w?-%sGS&cwT;
zKIq+r-^H8z>Ef@w?AzfF8KK31cNBs@#_0G_&cKiIi>U17ec8*=HCS}699TsETTT1I
zgQef8ue<x^p6Fbs-!V?wH0yVJaWQlx^XcNv)wc>Q(RV|La%L}l3!e$WXAJQDH~5B4
z3(6S6T9E#w@9|C_2KefX;nxDr{>oWX+Wb4e#g@zF9Y@#8OQgH{G2N*z`mrX`PXk65
zKAF>A^iWqrKJ-u*q7U$5&EY^`7z`|5I&&#-%%z;nr@(?-vtxq;kH9bg7m{!L5FNWN
z{?mN=rJk&Z&x}&ySmXx1fpF&niIY)mHhuMvoK9`%s=BL8Wd4s6)hea_ur_Ix^2}J}
z^W3`1?^(4f+w=S?!!vYao@dg=kcTzmVU2iJZH#%I-w0hjt5j_Qx@z&JH%5deyqdSf
zr3X2~d-S@9=%IaTDF?vfhF0}rLQj7v;?-V?5WizYx)$#$^h{baclAvTe$UVce!b0z
z(ogN9+D#3W_!VVwul7GHM;7xoDCdEjf)B2k6I~3Bre*%Jyf1mxoC&5g=X0?YSj@av
zsiCWG(*79y-YYZTTg+Z1bJ{OTOcs2I#C}F%CiG=pEykBAm%H<Ht-8ymkr(sCPDS1j
zPqBOmKDK`Ui}>Z0tV{9pI!C+IJV(2!Xshp>(iBzwrKGv*51(Fhp?bcq^R|DE7_2sy
z4)$#n`Gc6Iw*|x=a=IG2=6qsupU%9;Gk!`;|HH+<)lZFh)O6xe@8vzhADE|yDvNLL
z_g(5mu)`MrXLI*(-il4*JMj_rg?=12*JOCZ+<SJcN$)H^8~9(;XX01gA-1X=X*KQ4
z<2>%b=Uw38Ust2>H<@=qYE7%zlHN%G)jwjNvz^%O?K{v56;x{T%F{yaW@@O_{4Z5D
z<vH?B(@o@NsaH0ccc$=xnN)Xr^Y-WhZQd02E$XF@iK+B5pFW_(E|)$rrYd(=s$1iy
z5RdUE+UwYaC!_2~M~E{!_Ef%)1J29U<M<(t;=Pt<p~J@~eHZ;MHr$Q0S8%OXHf6d>
z#|O#_-%p=hiGLjamWS6O_YVwJGTzrOp#3##({Bi$Kh7wYc1CkI_&*unEzU#6b;~5k
zuVgJrevrFGDch70D*hxnY{yXM;51-K14eW@_+$sl)2#87jlD)21#AIhswykzUGP$H
zGf8AMU>RGf?T$$-Uu^cu{kkGAebQ+mv$zr)6zQivy`)&)o=mgG^LzvNAG=6<y!<jX
z4?HZQ{5<?EM+KD93i80iHl<C0{&wDmuUZN*AjvP3d`-<d%L5GPAa|1XU8QE_N%|q)
zEk2ieLsa!A8<tduTL#C&g6DzS2J8+hKa%*!3j7F;o+IDGr#<hlUvQYa=yd7{eJeF;
z>;mRS#&W3|g-`j}rP6*fIcn13<m&DK?>zTW;UeM~{YzDuMe<hgnhX=W3ux_BWr{uC
zi~1iUY0z3f(yX^J)ox(lT`2VB;nVJScVTTtW$_{6**=+ZeKB;2eTVe__}H7krM$Hy
z^d|K1Ect`=4GtWSPhzp`z!t=m*v0~{z{%$%Y(!q101w5#CZ}o9k{rYHkKoyl%q$<w
zIblFWEc~1EB2&m;Z+Iqgr`P?gVex~1Y&6u24OQy-_3X<nRqPSSr7iQGp7~xL=Ud?m
zN{t@V72cdvrbc5=HkvT^$MIIrQF%jCDd>f+F@#6Frc%m?GkD-%#OKshI%lg<fop~C
zp;c3*$6BC6rF)Sz(kE0W|F{F1TqCr&DWkCXmgKNQpIc{^$MffC=~IO61V1I}@tCxO
z4Q7P(fo(uh!8TPi1^c)|w^82Rr`=C?zYYPv)F(D&ZUy{Yc(T}93Qrb(EW8-GyQTLT
zyr1gi9_h1a{MqWFb>5}ujXo#d=oe8F9-5^a@E^m9>2N1Drkt4%aECvlbLINL0BcP=
z>Da>U#Wy8>;G+Mw_sv9+9Z$)_J}Yw4&D6DEr7q{Y7O^33T}fOWXgAa{^F4ug7ks?%
zp))zR1&k+wqi<nlNep<qkO@E5ZT*bsKrf_i{7S6yoeLE<7-x=nKyNMCwa_2@U#DCy
zW#oQ~J3^-%cd(RO&fQZx<=%119Wkx@(+)%|{JWRr9=_=s^p-}fnzNDca<MNve3Nbf
zN4>ybfu6q-ePJ1RDBV2sJrDP#o!S!#)AM}uvWMjCC%*9F(=U2~Pbj~NINAH7-@{f}
z?zLQei~}DmqXWuwR=qMl7%s7^#KygF_1G5K2YsF?31xhhTe$wRfVsN3`LK2$zt0>I
zT76fu-}7c7w))lPY)@b6UNxd(wZA3Lb5?`cs#mT)d!ykwi?S<6OkaI&^W4?bXz$FC
zZR@hx+xIkJ7jdvt>%%_1w_ak*o{sFHEFSo8?n!^f8R5%%W3Xn*8}`IiWiR}9iv^=+
zbc@gPX1&kzM$2JsO5(6q4jeb|e&6-LabF_ab8mB==gCB#=ZR+eZ!|okpRERehJ_R2
zWLanCPr(WE=P}>QCSBwk`>gy)^i$G$<7YQ@^Ny*zKl%h^G$zW$VY|?uaVEI?3fz6b
z|7Q8*_ewsO<oX}_s(t`C4y}G$@C0tJNtmne1b6j`iq)?qDp&7JOkeG*pQ{Rtx$2U@
z+||M6O3ynjb3H$5uJSBzUhH|Mx!Uti^D<9nOO5B#=1y%i_~TtyZ4Y*OZxR!KFL45q
z-7NfV<(#l0=u_`CoIAJ{eeF%bFWFyBWOb#sZXAwnO4EZY8?V$KD{6M)Vt9y)Ve>-x
zp{H-7^7MK3uy$6Xq#f2qKbtM%vv?)`_ns+@K2JIMH#qs%KP&c7Zoc2sm$~TE?8a}(
zh6b`dqnp#5GI`Kbo~ImtW4n&wnbKf*$~Vp>7C@%&5^Pl44;<Fs08dLCJbuOJ#NnaU
zFEao4CJLcD<~|{GWkP%OMcEHV#8#)b&`(3f>hZ{gPe6l9puvsMV4sHRs|OO_XHPVb
zb02(Tr>hTGHgR(fe7XL@RAS^~TPrpyHv*T$O_6g;U)GDw*ZMZ3ha|4c4S^>%8%3j$
z;VeFlU15wiG}Rj5os<I=>KC<QgYs0`TSZyKtB7G=lY-2A>k_+sHf1e)U28q=-;n!L
zJDqaPiaeK|E(C@O^(XW&?s;+yHUb$9`A)y`y={WcUj;s~KWJSzE?DF660x&xB45f$
z{=H7R{C<>lN$Xwjb|)Vn^oGT~>fO?-UZvBY+t<xbUWD{)>PdUj{*QXq$#?p4>&$iX
z49fd^^>cNvI)}e&kISv|11B$!I)5k6?dS5NbrLUGb&lO5*;_0famb1L(B$lyQvWDk
zkJ{%{JN?F4>vHEU`<0*l$c?2~=IByoFP=tOzjNL`zCF=tN!@SS=j4pfdgM&{88r5J
zGy^*d(J?DEAiq@&V85LjREvEPXa~M`wiTzxhfFAa30~y9*u;Eqb^JD3FJO<Otk7)e
zp{saH9le(DHE34Ol>?x+C!yP0;Qfd3zhvzUuUg$N@fCEIOnx<7@X>jb#Nv>1=%>-=
zop$B-T-rwXvGm5$_cHq3*pttklm8FV2hbmDX@eaXNA{dO(Jt&LgujXnr|f~kV}At<
z|D?RYC;CY7MUg%Q#%bjB=Bs}Z9^u(nZ}D#QKhn1H>~FF6v^~+k)4q-Wu|4fCcVN>f
z|J3=m?Yawt?1?e_&ll0p^S~heTfE(B+lJws<6vk82A?NCVZksBKQPZ2WRbnm!`g+s
z#b}T7uy#@Na}F#%brhEQy<jnpgGJyFcrK&A-}Z)uK3shGkAvkwVDY>7SZL$J-wPj)
zIxzTq!7!y4438C_7$0ZT&wuxZ!D`#a$EUQ}drqo=A=`yv1+gjVzxSN~#DO8Z7Yw6&
z!H|6%3@#qBfZ_YSVW4dn4{sj_!zI9w=fcoz;~}pX9<Fd;FnYltcaJ^?4xz`I@7VH|
z&;~LUK8&A6JE>RL8wRUw8xOy8V6fICG&>d;WZf8^3(=c**NV@b?Ei-6qLz`?Uh-DG
zkGs3Jbvq3|apaWx6LQU%X1}_qIa|$7WaAS;+_i*(4@pQpmFU#|lnANcHM5s=b!z*Y
zMJ~-#{or94$jI}peaqF~w4Dc!Bwy^%L`QDzZHz<U;Vl!^ybW_TFh9B3EaI$Yt$E3p
zbuT;&{#1_~e$0KE%PT9sL7yo)Wd+X?9w)q!c8-(hZ{0Xh<aquCHnGXaCMjRu6PbkG
z4I7W$vSx+%i5@14bK3(c&YdTBiHFa%{SXGQHj#0Hb=)iB^VO9~Tr;UBV=aHl-Zuy6
zX3=YuKigX#Ru8SL_dT?vUi@mgn~kT0%y2q(XbJCRvp&6;H@fb^j<>p_F5_xble;DS
zG`+xM+otwyc=%^_n+s_VIiODV=?Oov)9|5hu9S58xB2OA#?;r^^Uh#@Kg}z5NPR7x
zP9f#e^>mZ-VSbSs72|WlK#Nw)e31uZtL`-9e6a=pj7aM2Ft$;^qBr~r`WKm^YrK07
zs2r2W9KES3%c}KxC9XaPo$LwckGVUceV@#^dw+j)t|o1yo%Mo$1O4*B7v<h#Rf6-U
zrSDA-DYHnAn2UjhvuSgAYQ)4AB`&zC&&c5os5rh0l^tTs7<KSA!74k{ju8M~3@KyX
zzC|wnW;7b)3(ZldSr?rrv?upr?j5ep$NMy7vo=2m9{U`8lumb@W8>c~FXNJbyWY{y
zRwuU0(Xk$T&b045K4bnu&?IkrEY6GQ+)wa!2<K(qhFAWW+@DFi_FlU?TFsvKFV0v3
z(=_0)cmRInRjai`E_2()d@gn5k@4jBp}xQ-`>^;Ez0Y|;>SmKio4Kbj{<#YS#v6K3
zN$+xRIpw5Y=h>TcDA&<S+u~zT28~G@TS-r~+Ba&`ryC_H+;t!uBx=8BK-Y$22XYi|
zoU`kD%R;8($1nCc_!s4hu5s?ddPD3;p2qj(UcDreOhGpY+!^=>Nt~Hi)Elwg$$xhE
zroS4I{dx#Gu0nh^!uXR7z&D0F=N-v^*94Jy@pZZM0)I%M8{0G5@+bIr1#<1U;HJxW
zhM!A0RGh69M$=I0vY!8)On!!bsN5=N)tMeG-Dlah+&gx#-d4O--CN##`Q72gT1#0U
zeOi&1`}ab1Zh@5jzB-q;-3z%FJa_VGlr2<$<NdVXlu2HpT4h|J{#JfE>GF=+*;-W*
z`IGRQGz-;t^W_X!q`n*DyY*(;BhK6va;9E9&W@iec;DxwSCY1wdtRl?xM#W<5&I<<
z=e!5hg#zfsKZ74|fbYX<{43VwS8DGf$CU?4)Vi3!<kjO54Ll^1>(HU>0jGQ54c!H4
z;ItE6?iT01_;`AD^(pNk;Y-~G7XLkgd}-6Q@Y_z-UQGZy0c*WN+t?HKZMe$OhpeC-
z*&}q~j>vf?&i;TM2=)qPPI+@5denwXo$|9OFZ3vD|3WA2MEget<y;=5di|YjJbq_9
zavn|&+ng)oBCJ_l_LXdjy$+oj+)L(KHil-0A9^#-zqZk}N1;r^TLr|_VBe!$9p&np
zo%!;kYi%MA9@ixIAMgU|9=-n%_{odcP{xH>+L1QhwrZWWr0nco<xVyplQJ?t?biM%
zd)~2U02GE+%!_Tv=d8U1y3~B-S&c8;yqMS=q&hYcVg2eNJ8p0!BKGU)*4|Ox;OA{J
zg}%of|660N^J0hS=JrB6p2gReq=2&&?q9V{*Ro$2T`9;sk}tm41BG8#|1lSxEVTD}
ztPNjQ$y@uK7tA2*S>BtA@Sp4bx!II{7w<L=+tCJ2{L?z3=eg(I>S4Ll=~rSIqw@^h
zdtL<n<h(JAp{$KqFVbG!cV-p!2L`u2U7uaFCgWb(yRFM@FX*%<{NG1=)#vFkcYlMm
z6${Q~uQ)27xcbhozvtktkJd3Z{w2PL=!EN2wioBs1`-q4<I!0rF0gDxY~Mxvaq?63
zkD{-tk78-QIT3W~9X`tVRKPgw*wVQ+(mvLcq>r&|He}C<jaKUC@T^yiLB46F@VtWq
zHbqO*;encZjl9&eH01*quNc|BZKSJ1^81ucuktSIKha<Az_y{4J-;aN!7+Ws;Kx6=
zeA%|BSj_e-xNfW+vvp4CgZTC-_G|1P4ocm(d)Kw*U0H3u);k?~R4R}ERQ$Q}rnIWm
znDQCW#4E<fta*X!)J-F!a-Sk_eew<Z+{%0#zamQ{lT-1JSa9+2G=983*WGJHhue=c
zZU%2W_UAq2+LU*TvSqKb;Oj03dEY>0-5<U6S?)#k%8O*5>paWmJEtR8XCmii@vqDa
zt(Y)v<PC&SbOO4L_3kaIO?jheKYD%9DG}$&`pvtSmOc8{Y3W$KK#x3u%#2aON%h&4
z^l8Cs#Ti_ZD|iUS0}j99t{xs^AWMl{#n_0anv9y~U(<_UO=>tp+W4jLs~HWHt9#Uu
zdxc*q@<QmjPsXpvOSF%cJ7s4r(2mGTZd-RbZOM3>dzCw$U#USK7vCZLnfW-8zY@0R
z(BWjGC^bZEzMRO1+Q-F8_m}!VQ>7v&`LIp*57NStegqr`vE#ufHIlkQg*}~tNR3_^
z(W^#8Ql_bJ4R2R^n?^@O{!bY%zt=>(zEG);x7oa%@ko$0^^x`={vzstz==!%O@t;$
z`}lhDzFZ(I`CleycI0AnDzJHck%*QWjOC<WO)RaPh&{g01a~ZHT}i9l$h2MXl#e1(
zPp3|r_ipNqq~4sKdL7Bt@CLi?2ybU`YG-Ri>JMOj`Z|r$yHj_?-cKDD`$#)joT8${
z!K`HbHeBD!92XPWLh^JA?zW8r_ZJQgY5M!6f9AWyrW3edPOXW(l=@(7pgtn}SK1un
z-ClZ%x5KIrzl8M8$uCK*ie1sG-Pvhv+=q<_3tm$2Bd47Se%?VBeE!wxCzuwC4QGrp
zUazktvWPlq-p0r&sjrsHSX1;xRy`L#$J0YCF}CXln_;o#WzVqIjLrM1@<onm9AXkn
zBN-K+@0XEf)_Sis(=_qdZf}?MkjcKHsT%IU-{s#Qd{Nbui=6YadY8|ef}2tngrB31
zy#0rqacF>V0d!<q_c&HRv@M^8b}jL}CL47;s9inYj3m-EvsGUjv0)K{wf~NXKdW<c
zsmSs<LjvF`r!;3s(E1EApE*Nv%RQZDMA9V=z0~#i0;L~9Qy*#21!*}JO@}O+=7FOZ
zbHJrX70a2RBgdlcoJhbMG>M<POF`pWXHle84?*LlLgQw&MdRfW=$r3rEO@1#G-zD<
zN`;=JzY%G##$*jiznU5Wu1g~w@M`3DXv*$?8~w`}Q^tJ!INjeT8?TI2#w_Et&#5`3
zLm8jIAbko9GTxEB`jheMz}I`Mx*jld&#gAO>z8*6I%Lece@0}BerKdwuZie2-?zry
z%D5#>#;sRe4o>cf2+wt4|2E@qKW_Y6fyb>cv?XJ9$L)T)`+eJRhaXeUlDQmtYmg&n
z6}8&uwFKofoHH!FJ91_8COaK|-Ecp7(ry}iiRdOppI5*=tng5gKMa@GI=?OcPx+(i
zCznS;z2NH<nGpEw_dtejd>}cKI9c*`mSM<VC;cteJrN&u{Pby!m3J|Z$A$FYGyYtA
z{Ez-}VnTd6Z5#v)>Bl|$relvUvh??4KRW;F#$~@GRv30&)>%}>FKrlS<}PM0`JDIH
zLUAMh`ZOaVcv$&+8&9(-LmSQ2^dsf)#XwvP#LuJ66;2tsKQk%Unzkh8-^7&jdkjk#
zl22NlcXClJIv5N89y1{C-f(tmSNgDE#{#<#(FrJlMdotTRooGmHzOlk_ndO}VC`<l
z&t>~tj{dGY1t0UA%{lQj&D1$dcc;wD?@lQ*iix+u_X%EfN^)+ULyS|2g(~O0QqHh~
zS9zb5yb1s7v~?%#*mqHV@=eu;Gg+SrvIh&U#AeFHmrE12Ogc1iCH0QdflV(0zvRpM
zbMvgZB;EaV=g&`lDZlHNS0#=lPs1;FiFF1-_CID0W&Svmh+NTpCF{|TOtB5vTzg58
z0bUA<USXJl{wC4J9L2pxcptIK@DUFx{HzV+jR&Ex8a*X4(wQ@v)BCAs%_lOA)Dw9|
z=5=VVd7Vocnb*5|&8y7mG}2EtuRrWHuX&XFPxE?3uX#Nj_`l8THBMVk(awqHRpzue
z{*Is5JE`ZM2?g%n`7*CZ^G>`Ux$_&M9jSlVS~K?gk7M^IYcD=nnSS!2-HuN3&vSHt
zhYhJSqcM)XyYPV%t$&flpo1ME1N4@qqK+&Dz?Lj^rnBGW3@!?vrYd(0(65Pj2Ypy<
z$yd79map{TmV9*(`AW+9DJSxhD`QC=n{GqsETC=V8@HU~Db+by(vZ&%y08wX-=i|v
z=eE3s+-2K%pGZ!#%ZO|vZ3v9Ry=%=JZ%G)R$6ewlA?+P6&)NM~<)28dd&QCK{ESoJ
z&SISSTVZchlm8-m=m`Etvv@yT<P|Ubv@UXnrJJdlaQ3+-x|%hSmx;Au>o~{dqo3*7
zm%id%Z)r!$NjuU;GFdZ$cawT>Abq;)U1Sr*8B*fmh`uq6^>ra~q^6qkq;3i^aWvIt
zedm4UE)F?6##45~5;NR9xH>#g`(^1^?5TKznzN<9;0R|g9azsB@@n}b{Qp#I!_Lr;
zjoPX3Jpbfz#C-WGd8yT&$els_1;uCZTCE~hj0~5eU(38zO&AF;=}x}ul<UkN!J9(z
z_R&JEEru~-EKTo{`JHekHiyY%7H3*Ne7|jM;gB?9(WgzhS@Tc1Lba8jqW`6o^hun@
zc1oFNft!7N2lxh0vVMMyUUeNjt%}$nQ-j5s*Tw|b@<x)(fxO#%x;_iot0sFaS<)Z;
z+=}s5Gj<xXB)Fa=bfKwEOF#Q6upL2P)*`YJe=eTgPj~$_ooTN>{|ftkOV$;(CfF}<
zUm@pG_WzCYp4%MmNMudQ{xA8rP!IpX4j=W@iir)&o&3|uzmh!B4a=USnI<+9_CEK*
zLq;q@UgnnpiHm@)>efanlZLH<>>re~?7GgN%<B&sWtm@!U7fLA_=(G3PPSjD=Iz#b
z&5PXzZnH0T^Im1!8SFhPRyMAE;V50YH0R>M{ZtFvzgEA7`XTB+`fciWeg3uj6;AzS
z-=@BE-s}y(pZX^KFa8$w-T7=k-JVa`n_YQNY_6^OM9$$1y-{#bx#G+Q*S=$|)Iq+f
zU@k*(6_@<ir>V#z4!;!{a2aJ}ZbkkPxhI8r6?zbvW<Gh+pS0QAep=>CQC4Kc3d*>1
z_f7O@2rTsP!tVoK%Vr$9Tul2ykM8|m=V`<M1LpY-ob*HfjD~j71y<SDh5iK2mq?>6
zOK%|U2%PTtZQ2@|SW6ifMwc$!&k(Yy?_uoSWPL!7ChJ4&(_+}@Ro(0l66?Rk|M0|m
zxr31VKJK&P12v=T`$>B*i_kW-Y$)33r#WwB0poP^Ap`KwpGi5sTlY$5P*!3ts_c}=
z{m5-gx{D0)C0z!Of4X~?@l1EE(d7M@JG+mIZ%5Z(@7-S9)cv86s&9`jVSj7%?kx84
zUinXniT)GvH+Bbt5{uv_bYjc9i-K#qX9d@LKQI0v=Szv7as%%it?gbKO#Zqy*zD~p
zz7Aboi}yhBHDdq#*bBkmbblD!=sj3GgE-L7dJh%<0GqUx-CEAA-GQ7<-owRLpu2m{
z`>*25lyRuKyC^5Qa#qgoy<Zkztjt6I<NbH>6m+)9)ta%2am0x=0VC{^@f0(jc=uA{
zx$YN?gtw!3625W`-W|o?MX&JtZY}UX-CA%h?`NFHUd@9M#pf`VKQNZ{=Z-UFJYyLT
zvD*)B7(C7##TW)L<`Il}FnGuT4-a&|V8J~MxR)`8JAhf>$KL;-z|H;4p&G{Ue79x@
z{F{L<i!uC)F$kOj<0jyfv7l!>^l0}i?lwIUfmO!!Y<B=#^GbArIx%`a#5P=uoW^_b
zr}FlDHn#0Uun#_kx8euu2eCUlfUQRtwDARZqn}%Mx}q~Bo@G==r|8j<#nH72-Tt52
z;4P{7(2>xY+yTEZ)rc*I#x&lR9)RCZ?O?-{cpfm@t}WQ=kY~}{+99mF>^>2pyTh!h
zYSz*L#wTSfDH})UKY)Awfz#R<i}*hzqyKo^k<)mOVJ`Kni61U?l~0RYMxAA}u~zDJ
z9j*5+b=Fc|)?^L&<E3B9vtYWUF8jhKO+9r!;%;#@_L%5ZsMqAwJ93I$=K|_<Qb)!)
z<OONhwhR8d<Z~{Ht6LMhRxGKn=FV1Z4eQd2i+CTg1)4!mG}|n!eL1m)G;Gj2s#wR{
zXzOsY3|qm{`g5GIRk26iFYQ_OiW76&SFB9LS8Q&mUiFIc+OGpF=zla1V$LLg?TRH0
zihJO!h3(N@aq?G8<gWN1%>#gsv!Eem;8D%(@zkJSt-`+H))uk1KxerT8~5N*el%}g
zw)DxkU46ftTi`v7@SS>i4t_wl*0=SXyN}9IF28d3gSNqf3;RBdc=v`9eu~XO4f{&%
zvkLik(#E<J4>IkHjsB1)3``s4EiiP{oTZ-Mh#dlY7tuG`Z-Z%$4W!uFii}@<vu=po
zu^#x2%KXSPz~1|}3zz%p!WVMjle2&5;j0oNe*hCUuoH*N8LurqDgZA<2e3rqF?D(6
zZ1+kE<4A9&9CshK{BJ<-k3i2JH8IzN>=D`nzSSts$1@sjd-U`~@A57j?x)C~;=@l|
zDb}<<Sd<y$ErN>tr9(zq_m9dSipX0d#C0*ZsAA&bivAadK18$gStrS4$o>tFctOn~
zy(-_zCr|W(_V<(?-IvTuPyeDX$DX+}9!P8h5B^2h7`q<+Akq2oN^o*DW0n6DaM7^=
z)y=ah;6f=6wlba;!M{&wwYH6z_>u8GQic|IOYK_YQ_Jf5skwD>x0=m8#z6fXb6V={
z;lurJ3M#d5V`tJAe|Nk>hRt2?Q?u$eqz?>#MjUNjEv=J%EZ%piF-RY8uI@W1e|6s#
z!B#aWW~L4^E13wT8)kNfN*M4;?oO~*sErT7&qXPH%xg+7i=_@Ln(Ory`Sd(9H)C#{
zk+F=o)sF4o$neDl4?1f(J0q`QoE0-i<lzw;iCq(xHZ^spfu9ENx$}MlW9^MM7k@Q-
zRyE37#Wj26-sQ|(p`*i#)G>DSVl$t@9wPfT0)5BfMIx(*#!4ISs!;j5%SVR$=viUO
zN57H3i~Lq}9Zw$cng!U8pRTDLk|*gm{g2K23}lM=1LO`y)_8Zpjieh6pHjRZD>#})
zzT|028Sxa4nNHtgGl8xmxNFh4V71eh{5G7jlHX3=b|>zaPP*hvJ7Qb&PbXda-Iryz
zFL6rm`f}!bZ!(|4U(s^}wvv~IZ%dW4A7rh-md}a1)kNM7@IKeg0}rztKm8TtY03;#
zlJ^06rM~buk^S>D-tZVSGkAy7KfXxC^C>&sYGZFSox3UNdxADJIF0nTX<uibTcAzO
z8G($WD?LaIU*4wZj0UaWslhaU%U(Ft`t4(k=}iOpeVX+<y~&52=aJ-q;3@njb{_VC
zpGOniTMpni_o{W`$JdYaO^1e=&ELB&ypFh@dD;v^r=CweUbi-7XK~OQ4vW9ndE?^Y
zC%rA^#-D5nH*yBl)$Y0m?*U>Sw}ks@_eE~jTEa!@P*_vvn$M;EE6kLklP`=u#<|V(
zREB?}DnBDevze-;mi$V!cG7MU@mS4xx@rEBv4W3J{Oa|fz_<r~q|_<RgF@BNarzn?
zp7(>B(jN^ULdUQ3UWNFH#rr<aeo(nzsRd(|x_pfI*SyF3l49Tb6Yb{ma&<X&9p5X_
zR10V5%O~=tQk?g(!$08+rDKm!m%hd9L`UqypIH30vNP_%PrGuT!0@^S!ywk?0M^*l
z;Hkvx&c^P2n;I}h+J6E+w$9|B4V%tY#eKBtC08qx@qIq_uj+HF|E^@$`hMVeL&g{3
zA6W4kcgGvkM;7nmY}rq}9+$oOaQ{(8hH7QqPtE7fwLsoo+oGm&ew`ZpnN}40FZ^Ka
z_?zO>Q8bzMYM)Ghk~^T=4h+`MEt1&Ihx=bX=CFTWP{zu4e0d&^XTVEj3<CF%P<vST
zyHW$O`Loj=;<rzJbAO_gz_nBEmB7P2bv7PeHwHQWQz^)ne%vx$dwXETA8370U@XtP
zyzJf~(XvgvpW#=f>z+v2W8nf{s?ThEy#gN*oCk`zKc)S$xY!V6XQT%Q5wlCyBz)z-
zAl2Ec{ROP|KU?kpAal`_M~2Lq(s*ubc#vvazcJ-tahmpODRkc{Z&GBl-}s<I;*6X7
zlS%u|$Fdz5#vW$tOhsQRHcC~4PonQ~_AkY{k-bayt+r&55j<EFYvPT|x`{>Rnumv*
z9?eslXpzt2NbSw?8Ht3@qiDQ;8ARU<BDpsgUR4c?R7Nhbj^y3xwq&kRhuu@)U?A4?
z@Lgu@#DH1fa+fLf5;w~y`=d6T|6Ke?jdpm4Ro~UCv?c3|rj(D0haaqsB_1v@>nGNl
zwJjwk{-&jMH<y^YmY^>BB`p|fPfqT%bs3fU9_}Orj^fNJ>%Hi<<Q?FoyCC=A(pWt)
zlM@q{nspCfYt^r9xt8(V9$9nqwH92OmJ|8JY0KRw+)oH>hu{ib5chG0A+h)dsxOKw
zGPQE?GhNDi)1r%NO9qUPjCrCK4pC<qIw?PQ4jvUY1+Flk9_0zI$+*lEIa1+>7NV}a
zAJmrg2XhW;<!dI+B4$@*ht!esQqQe(`Zv_sfi1}T^r<F3G0e%OO@fnS`wikxdKvzp
zR=?Ib1b%^C;LZVV>HBl1olit3$JnGD7Z2{I$X`19V=8BtEZ#o1?D@O8qAeB=R+hco
zX`EARd20uI@T557;LgA<8~BwG8@O<1w1|5#>pwMMB2yrLnfYSF>6sqooi?+p_8Zz$
zDuSG6w^^i5HU)-R-her9h25^E7ddTKqMxjcrA(h=-8J8T(l#Rr3r?qAZ}{DDyPqQe
z4PxwR;J`<}mdzt^{M4r55f6Obhnz05xU88hT?<<_xturG9n-hi3UpcWiH@xhF^CgE
z&X7W{d~ZI@vL&$d-G1Fq=|7GBWe()ciC55pivChff1P_E)paEK*#^-Y-l*Lctf0^F
zq{&>K1`JyD&KpuUy$*g`yR>Oy%OrA5Zc{&%8?@f9Sn*-Bm^xorws~>nTors-#be%W
z^{kIS!q1#?&F#_iDJSvIlsdLt2jz4rN1p??wnqynH}E(Zlxm{wHp7h_)|RX{WWCGy
zWxc<Lu2}pHq#c1z+LG~{L0fNGeYWNsXG}H(zE@Oh%uhKPU+UqPBj3YrP`;DaEaP?Y
z=6*{2Jw*4?zbIo*02z|=$;cOc<4S85UCH|siZ!G<G(C7>_4~Q8AoA+cQ-;U3_>5A6
zb9*ayzhO1gTARkNR7}<=gk}b{U|2pq(5;~v-2W?N-jCoJ3*vJ3fKNzny{zlP$_PFM
z9Vyc*BTev!erjrbIPK&u+G*sDGtChXn&x;_z3*CYy(#;KSKn@~&3MVog+?0BY&C=E
zEchDN)m?SGv4Fh(a$QPIrRi7o#>hkMu{qwI=J-R^<xzd7xzM{JeD0yR^?jPYA}sG&
zoOh_TJes=Gl;4-@E#XDp_rttl8J?DE|Gq+(-(BYAsV!mq`vLQc)c1K$;yPkMA2i#E
zzub~O+w4ocWr0KXq>cR6d-X4UTmSUqr|kpSXr-$y#(4BK=EEyFm;Rw)tM8S_+N(^{
zr*28`Uhc(tT3&c0`kO-XUiJA(1h<u51r9#G@c(1)OW>m@()KIKBuqGTKtSA2r4tU(
zMMwY@@t|`M0wRuz3hJ5(IUt&2OacUTbx>4x^>gEmd*}cG)OFY4&_zFY9TgSNjTh=3
zIw}adt~)9!>jL>dZ&%e!b)|<EvfuCfe*bU!mq~R$UC&!@z4g}7)z#g1EL=K$IOdu*
zd*3WAW%rrY8CX-7QEJv8EM*-?dnwxTrN)VvYq@S~b@^8B($YfAcfID#no<DygFJ7|
zoXRE_Ph~sI?4V(V&!W7K$>@b=$_k5ff-&>@3&Q2kd3TiFa6z>E&V?P*CtyzNP4Asp
zvv6Cu7rU|8%WhkVZ-<!K>{)X}#yWG|X`$lm0=#AtK6)bN)V6w8mu7jMnTc-^j2yLa
zYd-Tti%pMdUUz<V`6%eJ#k;C>ewMdrM8^H*pm^B4-up=D@QmxtUh$B*)O#b|-DP~U
zr;CNNaD0Dm0O_#pG`92LI4d5&GyQLx|HLzg!@mucS7$Fpd5^<;_W1h3(wwDOi|;AU
z@GODPjW?;y_OSI~iZkNda5?$X6p#4jtVUeCSHKqcOSI4Lj|`o?HNOx(ba{4R@!ETK
zm}h(N9a{S36rv65Upzc}aPeTzUHIPZwyD>8zA4>|YgbA`l|}XUIMh$%#TaGXPe@+3
z%K8^X|3Q7Iyne@crQ5U1a-CZn<{<jwz6WvhHepPcIoZ0uPuCb-8P^yqvNFu!+4x2d
zz7Ze9^WZmO{SrMJK=%rs#l68cyz`%~MS_^u`eAks*24@n_ICZvSbKMud0IvcZI|zO
z!nQEqw39Q~_GK6+(lbn%Xs-yLfM<E>I_`d4vv?Qz(1(3GwF&Rcc>r}9Z4daLZosn<
zqv_o@PqP{2-=S_}4(X9KNIN9bo{zLgBkjFipJ7Zp)Jpqkkv65f9^YZ!aA$VW{R?^(
z4ahjR%$re;Z!@qDYM=}0j(tm){?G-_xUY$S@ksuB%(viP(ilHvzs=$pfBW(uyK{T-
ziUm80kC=${h#7fPuf`{jS|KA#@H4>Y{R_i*mgP?bcMD#CKstGsXHWSj#-;NSU*`R5
z*padDm?#TR2Zrm=p++3o;8}Q=#z6Fa?8Ws1@q7us`?HSvJRdtQkH*sLdv)cP-}(F1
z^V!jBjefn?O~m}^@P0pCKcrvp--Y}19)_~$nAq>r4S8r!3;G?m@l@=GVPDLjt?^+l
zv_IxS{dgb9ozR7FdM<pvat?D_`M2QQihfay!D((IcViaPXKd5x+Ke{z1;^%1VVlHv
zvWMUrf77YEyI#Ot-4NJo2=0Fk!Fw8p;G1&N9xpsH$l|w+A?~@X4fZ5n8{U_YyYb45
zP2kKPdm)>R>!2aS==!9qYxd-fV65yB7W<UuNeAQlDj)O3)R(j`ysG1A@3&={o{|~Y
zZ!Ik!iT2^z!Bfz_Y%imG!JEAwmX)#h%`*0!IsEQWIfbQY!$xL&Tufmm`sU#o+lto=
z3Yi%gN3Fn^oUUn#Jja{8cYkYOelVQ(tx-<n9d!(KgeR}$H(gyj=OSO3c<%?5*HY|b
z{%1SwFA@30x0_bb^SFm0&vXw00{<TFGd-WN+s5=SFp5{_jw*hW-8TKgocoHc>$2<%
zvF87xBBS5Ja3=b&uhGBby8IbBf2BA#q~F#xV=(WJXC|$07lr%$6k<1zrgtc;%`G>d
zW1Gv%a^5#-ex^42IWq^}sWSRKhju5r3-8Ue-m!R;rAO~!@S|ZUOI%lOntnk}SMj3k
zZ;Q{v{^6brz*!WoK^YJ7tS&>G(?|C^X=M=iaXi)<-Z^W>WzQ@g;5ny+u{n<p>9=St
zzOl2iUqQHt%FXC^c-V{Yf1iT+_(yXeExN_?AEn#THw95oGvUVu{LnKiHgzQWso~fk
z((lEMsJrmhOV^XHp4x9Z<`;e%A)lo+<h@`&`UU~M$BAzueTw%_T-`x3hM~RZ{7W}x
zLvCO8U?kh~koiE?XC;|<?>_Y#gt5#D_}EZm_aP7F(RWb$vg1}#J4er{_3`|=XkD*K
zxCS&n#=QHQt$5cLo;k3-)jEpNd`q8vll9@>g=T$DMgOrqgn0D+*501J#V=a%FFl^-
zS9W*(e%Kl8QmiY#^fVd=>eq>wzg>;_+trwZUEMC`NT*}n*&bXMVDhrt`du3T_s8{+
z7j3g_8>uZHg1N3y|Dx+`YAcQ!8A06@X|17iG`^&3f@|<D4Z>;P>H5NZ7ymvn-IE-G
zHkV{$KGu3BZuTxdXGHfB4diPS+BR$ccg3-JXv#XW(Eef$bTqA7LU?Ld*ZT&p@x$@1
z2Reof9GV}(H&AKal$X5_!5C)O@;WXrj(Xm?&w37M7eo3&Z_F8AvYPJmt^BU*8R`S#
zUB{x0>YDmF=FYN^&!~mvuEFywZ#ePp01wY&jG#2xis^Y7Sfhn+g{(Og_sbTGv}Yk*
z%pq>fp}aVxeI3aFhq1TDoX_4uTlCiHwEhZyXZZ{2BGzH_Ub8yF^WuR#R1VmIKQDFe
zqa4rhOg28-i?u-LGwGa{^~Uph6tB1SE%rJQZ!_Y=yN<J-J0qLnKFh9|2|M-Pct6gk
z(sj0_>jSvH{3M^->$o*<S?>eN&41*)wZ(%bhRbr0cf7-9%vSdH^g)<c%f#`|VNV)&
zV;+7q`3=%v^Aw)-v(^R7KBg3H*fzQbh@)R6|B|w)EN-%uMej8iq$mr@bAhE_a-M|B
zmVA)+i*)VPeY_&?KScKMxl_8|Om$$?UAV`Ld&A_P@_x)R#4%8YGoeG*(4&S^9OLA`
zT6v!QYChsf-``()rbrKCl#atOj|D#(N$JMJ1J=fP-NN&t-%>rqoE`i21+1$e`BJur
z4MBT%Nyk9cyCG~-{;{x|k4@}Yky~VrM44_ljhTnwUTBDYy$W-Q;60N6c<zOGpS<}k
z%|oup4Hf6W?z_A0?C8iXHECXq@Cb0++s8fBfhG6#dDEKff1bTrK1}p4nBPCXKd!&F
zupEpno->kj``!}F;jhTT*!Gyh7@l95{7o<1f5r7jNx09{G0(H9)9Jl4y-=n`zlr%#
z_677hdu0KxZK+-CgK?mjwXLN0Skdu+<$i^6a$v{KuGdz2;75dS07myDNXFEhE^`y?
zMAt;HQ9h+J0QXsk^gCu4et5^nw^OUJ9sqqpn4TjI;W<*WpTSOw6y*#@8@(8FcUdL7
z52*rPxv?)hBFsDt$IK{Thhr|$x&4y<68et&3%%nxoISai+Ovtgeq&vLfot{Tx|!Zo
zHh5R!#VdJTB|UI{wFw#2N2q>E{+IAQvG&x5c;t5xjEgWH>Y#Psc%H~uvUON_{spDw
zD{>9YJ7=0hD1D@TD5ZzzkOn@+)9d`FwJu`>_t!d`zmguC=)9tb4|32pqD>OdWWwIG
zPxB4XFCj;+zmWL}LJsvoYJR9J)p{W9XHs0qG?5nhJ!DWn@aS5kLH!!ZJQ8u>PnefD
zx<i%+;gp6v*5!9Xmen3B{YvMZKf;_Ty^sD&=*HJEp<P^wa>0DsaqFoa>^GmM+p+ui
z!#?Zky%FhJ?LUptC&BLIYml)9e0*zhI{fRCsV}2W8f+ildvuhguW#XyVQ8;ErhWzA
z+@btXziYKYkco0TZ8+&aWMQ5`<NgBNm!vp6zHF;5S<8Je7jtIT`YYRcJ-^bP@ox{@
zA2+Q?+M4u;K!)lEls?^aC11n)?~H4=mXr^>pt^h|+L#r&!z_QpTpZ@!49nlza1AHR
zj^qU#<T?5`e60X+sXw5$kH)Q(HqGbl&)*p3`Fr|X=QrFwe$C$=R{ZTD#5quZllBh^
z`P2?jdm#MT8rRVEZUpTFJ;Of)_t%-nS4wS#Y!}Yg%7Of06v?yY?Kr#x;S!X^H7JYw
z49sDf*KMsTAAZ5o@>RK&D39TyJSr3AF;FWHlH2*UU9MAk41te_5s&UEQhCriFDj2w
zR(bqL)c;G@s`X#4@1it<;L0{Y_gBgjeMby)Y2VQNdWO}noD)VrxMuj>CVeNgc(-q<
zkzZ)yUe;#g5@zm<cXf2cy6E0-Hu|jaHaa&OIAa|hIhd~?oW9|PX?e`?nPx9<uQI&z
zVpk^Wu$SG?5zgIKGJ<5I&SiV1V7_N$N8Gm>_zH6^?&EhHWtwz819jcw*;Z<zFQj<k
zADiZG-)aLl<8}qRwy%nJUEjgjlr{Ocnq~$X+9>8Vnb$0vfb$c9m$PilTMx)%UT-NX
z&Mt#xug)l-=ghr`7s5Nb>03(IBaX-7jl^*~<odwn@df~AQ_vydy~yAS-jO(F#Is~A
zHSl~^8Qvp^c9GI!7UwX;q4VpZ^P8C8$9huhepDRa&}N9o?YY{3OiRCBi0@_F;ZsPP
z?J#<Ir<UQm(vpGoq<g$9r(+b>TG2J{7O$@?vhd<H2G+@AE@?Pjk9%_loEbX%Ib+%2
z%xN^Yhk3oS;h0~d`KwHf4@#B!tKr$6V&(~%qcGo^4I6iLdGiXu!I*G&C*}ivIRj?4
z56;9qU>w)aKHT42YAii9RGN?ZuwmKNW~i&!n44Wp^MzOlP>lI5{4m$m)m38P{d{J&
zC&$cYLr1K~=TrO9J(4nSUL^N^GY9QEt&R3z{YVFn_h6m#TEy`npChu@pj?WLRXE<$
zb<H*d*YPxeX|RjeL^0pzVRMZkY)=Qv88BlcuK9expYv9g=H$FSBeXE1ya0LW^oC1^
z-_54m^V)%YZo{15($X8wkK$Rgk4t*x^g8odZ*6H!uhr&=>?vk;d)U13(O9{G^?6au
z50-m|nzTN`!w!p-d%Sqob3<f!#xjg+4#PKumY9r<k6;|V8_xjZ9^r-v>B-oU9bWdA
z4$Q|Gf5lu``JG3hoT<P52=5p*cY1;`e5W(EGY@HW3<{Y~Vg7Rf-sh3w8Hss|;jrs=
zYwr6Q?{+-%_W|twL1_uQ#w=k~*1QFUG+!|+<0C7?+yKp6n5!VmgETsD4{(ZS8FX76
z#+nQ>57%3HnE!anTU@&O2-J@pW5$xfc}VAjl4ra{7~_A0xz!pouP|&Lld%@-)jud1
z6g13dym_T>;g{v9opI*{;pul^j`u{&2XFOGD7|iQP5A`a{)CK2i{JDPD?L9GbI+O2
z7iY1J);w=7$SlZ+n>5bM&-R;9T+h;+%N@IS803dXvU4LIkEduL`zqpNUu~d!)L!@&
z<}Ow~ntQ%^DAofqwsa-kr_Rrw1;6UR`lk)+>6r3m;y8l5Wy6mM&qvuY7Frq3orQa8
zL$}fVhXJ{Lk<KVK{!zNtSOp*3gSKi#iuqC5Uzl;;AJO<Hf<D8<xCDJ>KGt-tr@o^`
zJo`Z7g@K4m;}Pnc{bD>301q6rIhWvG!O{5{;(Zqsf7?HPKTO8c+h3V}6miI3<}3Z-
zfLR~GKBqsrRp}F#Bc5BINOI&)PY>V74qNwR*xBZ~BXI8o<5aZuk#P3e2*JbiHtIE+
z&d;>&&GuhOalN=NmW4hv8}rMwZUp7>X@Bh3ui@j4ouAX%UjDwyuC6YlAmd})quV~U
zTAVjBV&)da$!6Iz=v|LK+{5_+)?JRscow>>iqP|Pdin#Q|3G$m*vKd`sg3pF*vI<g
z*o6Nu+~e_w`-<Z}R-5V%d&O}t9D8uyBaX?AxW5<18h`MInNIT~hBX%cYJ)m{p!I>6
z$9Y73_vaQG$KsxAC&m*4@E*f=uwE~UF)m}lHEry2_)=j$o;_YO4$rCJd#iY-VZ}Fu
z(>l+q;4cGVzjl=UirbGtduZ$eo<9KhS689zo1te2ap?RY#OqJ%RdMc@IERbrU4$>i
z`Tq27aI9Ir3wVvdZw9{1lJ&vVcHlST+f<j}+%k4=cq!gHQQvC<+NvL|xf$>C+L$}R
zyZ~#AJ5EEJGBH$oEHn1`7(E|7+#FxXit`E$yjvkyd^5h8<(tULX3%&&Xq29kY3!tX
zd4o|WPCz@t=VdSMpmrqFvvTHjn3tt?gXU$a-Js`vpY`UK&SLi!&ti8JkGMNrPT>@`
z+MJLv!K5$~dW^^zVQw50HtAXKFzx~P=v}Iw0q_k5A2y1i|N3{kCVvin!pK9%QoJYH
z!>Y|&_dSBOaUV?`%fdTzf}zsEnW3F)21TJ?blWlL3&gxJ?tLvS?dADu#*(eu(0_bT
za^v9b<(=LoxSzEH_p@#+^|PVHe&#DKyxW*g;n}!<RglqcQkaRn7iQdQMg|$h<oj!~
zJ}$|^^?I4-X%qTH=vzOYf{?jBx79o$V-0lu19Yvh=836IK)trEBWUf2Iwwfqq=<<&
z<z~DKc^SSZMs>y)43|#zTvNOwBfK**h!t-*xsujAeY})ivI=Fnl5~LmKOQFTv9>S#
zWydqP@0R7Mo^c!6@Ds4EoZ9cVyyMDFL0SCSJFM(H_9W(dA1OZN?!XxoUc|0M+kS!-
zqJR75l#EmGUSzyi7=A_hqxp!DcSp-<eFn`dk3w3QTQ;{K9Xywa{_(l+ihgA!tKh#Q
zGs;S!*ZQUGy~sf5#clq}4z&Mg-nMlq`k^mNmJYtY{25E1ZO~_Une6XKAL{Q&pJ5rp
zgg${?q|Yko!%(*54^-ZC?~?Qi;Ql48O=BJt_o#5s+0)D1488iYD0Es=jQcatiOS)<
z2<es7>8iCJ&o5?N2b~Pqg>;I-HhJ)qr=XL`hMI6Vlh#pCSj6&71NWRMgb(b>%g8GZ
z4>FK;Y$}z-`Ye1q68en0+nk;SeVVh+!M!|uQ_^#erOyD*RP<@DhgZW+bI?aS+v(Jf
z49^nlp7=O%PyBV<6CVK|eHQn`&tVnC=dg3EdP5=AmvI^6tdPd>s5iyyQE#$veZ2~6
zamY@??haUXs>-f1SDd`0ILlLl^YhGs>>0G5JB$sm(FvHJngkp1a=T>1rC3uHzGq1>
z&1EfxA1-4@ub}pa{OlCP&;ATM<2@;7-2fZrVSGh4e9AkrYyxcfCTv*5CR=u!aCc}r
z*^TNt*^R<Xlnd&7@d`XEHVEr?9?AN;#9P3MPPjWfebqe~MRXs1kmo#ekY{bN2YPzh
zBP$>8x1hK;=FP@uEI@f)y&ih4dlzeIvT;9U8Q$UeU%Bg02mcT$z&CJk0sYJ!y9<qV
zxrM+^kMy5tlpT$^u*Wgq-iCI=i|>FRfB8IfRqm>yHui^gSy(eL7_vNAGlTcuW1JUz
z2Kb6L$i@2i{4H2_-idxbg8QE)?u{LSc^x_5XyW|t9o9SX^AE+Cd=};@=D~JHvgjuf
z_J@u!h0&rc7R9UYR~tCqh&74NKu*V~UY}1xU-TKq?Iw;fzexDiYbF3c%+p$o{YR7O
z9-U9=%I9Y(&7~sEiAZl7-itEb;@^vF)A#enT(Egs7z5DN*|(T1BV79azM*&=uq!Wv
zZ8Lth^`mKz=I$u^UGC>*NA5P0-UqRX()VmGdu!i)yC}^~kWcARp6U7$Ht3iyo=t$S
z84u@vSoGW6nbtbXLp+~P@j;hO?2?Vg;(2}MiB5TD-_TtoL+Vem$X@f&&f$LXiseF9
zE*o34<>TKE%g=bBD3`rZ^g`eK(q-t^(66pRpSmWO9bbe#6@BUH>)Igi2;?<`h4UbL
z<AeL2+>WwZ9mTb7F8bg;)_a71iZ$5N^Fr(=tA9ACvIy%0^S-0^2(q6(0#3)h)_oC-
zcd+(<IlCkr$8!Mz_`?>+$Yiw6I0x@P{J0~U<;$n>^UCbGW+dBRw9L~B_ZnB0mSXM6
zp%|;&v~TEkFB`QIa{zhA78=Fp<V-G_h<5~1y&rwS(rE)c18}eF^*qKJS1w08eVDhk
z?0D2OFMD|94-3P^=jU8gbS&QUPisR4d%i*3^AYz`#65ad1pNfvQz6?Q?%iE>B<8Yq
zcO8dkAr9%dVe2#H$cI%nXpiuWi&+xJi?BDbtAF=+?iD3#a{p}pS8jbtINL-U{pV7$
zKg*8NHyYxqzm{+3{`vsMw*ia^mZQ({c&{&I9uL+@ux<1Ww4Gh_&Bbf}iTq*z)x4Lx
zCjS%qt(bwl(;V_9+|!HTc?yh&u?}`}e*4y}>4g^zpAP-e-k)jy=7@07%G_%)cJLIh
z%e@u0JQHhG`oq`m-I$r3S%&$%_)(BUbM8CC=d8r{Trf65d!v+pKh{vp%l{8n`7cL(
zTn?Qxm|^+AvHK>&2mY|SFUtQ=lz$ZW*YFKR_`s|1frnO)9rOWw;AZ$h7kuEimJb{S
zA0WHHZ{TB8r;pB$kWTPVq_w&?>M)-_J7XRB{ito2g8^srUcTny>AhXge6sg_TwgqA
z?7%*aiHGbP`tcsDFB~lVOCP_=@qXt=e7sNdJyC0niTCx2=K*~w)@aatv3#EYX7Fha
z`cSO*Hn0XZ6S}TAjpjCtT?U&LA=}aXo$oGuD-G9K6Y=i;8L-zx)VH&EoG{jc?l$l}
zbDEEjhnE_eZ13=B)((T_s&P%$;l+H;+Uy<HJk|}K?WMhOe;jlFyXJ1-<9jc3I0fbA
zWyghoh_PWYe3|A23gOS0o?`g&weaQou)%&3&hl25VjU*tI35fik894doF|Khv+yU%
z{b|I-`$(}~7~h*)LHd)<UT?1{hvOawe0~kSzrF_d9apZ+?lKWCQh;~AVEkW9dBi+C
z-UmtF6T@?UBA<hh&)r=!J9c-~ci_EY(Bpw{es&4k!Y8qY>}kk&0OPc25$I$2b*$^j
ze{z4nIqx<2JI&vdEk=s`4*8JJ$Kri&)|?xyl`u|jKpmZo?>$uH{bcK~X~$hqI!)HE
z2Xe<0?fl^P!ye3iv4~{l;`>d#aPOF8_7^fY<2+qQQa@u|f8jmCY(L{eQ;ZF*xUg3$
z{|Z7b#aWJY<$Qhs<9}M`M?RhR?J(SKt}y(Fm*L4UX+1LOxT04+#&O0j(sAed<ovNA
z^z<dt$Gkt*_a~3}HD@Y)Vll4IL`5H3mxTL^-_X67fBqtw)<(o7n<QoXR?Y{H@`Gz@
zTub3vM|``TY_$~eW!zNh2SoaGe+ch?C|32r+%2sMv+fDKt>`hjn;w)$-%6UZmU?92
zeyE&dC;j%kpVWnpQ|Z%*cy!)PpACvWzXZo_7p@P@Sx9|O5zl{+T}XcY_teKs=rbAi
z8Jf~QKU4JSOB~cUX?sc!?{!$&X6eJ{PyR!*&tKmAe)fqV9?4V7N%~5oqQf$ZXVbyA
zGN{;N?Z52hbMf~~zd)q#Rz7Day6pL@t_v@p*@`|-YUT4XII8_p`Ae8&e-D2-M$xA}
zg+AqqK3(FuBIz%u+VtuEegZZD>pmG~uyO6l#Pj?NobX-0TDx(b`}6!X_e9r%v=%t9
z=;97q3ml%4S3C&UQg{y+-A9?RWZ`gJi+zB(*u1h~xc)&0gL#CxGp=1&it7uS)6B&D
zCDvnQ4l^;oGTO+<FbfznDl>fI9TAnKz)$UEwW+?*IRm#%t;BmFNWO{p<1$YM&ihWy
z7uPUPLx;ektI$Vy#$;k0nV)&4Q(6YnihA?QG8i+l=+(OJD_~)R?iW;LbYQ(iRv9?f
z`yIINr>^g@KlAeIh3hB!27Lr=khLxo_ny`tWfpHinaFmUc?MWxFKQPz{5<Kuzl03E
z{tsctgrj%S^O>(<jrTf()~RK(Tk~m6ei?hM9QV?JFEQ}F*J1QMt7q{1Bj&%1V8-P*
zw{L8Yr?a#wWASwGPt9OOSWB{Q%<HUl`ofGUScka8IFGHKp3Tn2v%ZhQ4(m?OWFL&_
z@10zh$<7|TnQfbXWyT%lIqX*BLN@CRl1J<HHX$!KKlxV74I<sqMeJnp{uFv1rx4{*
zh_?OtF!lYJo-)&eG>5QE{ECrY80!J^alMfV9oTeAH<(d5J&UbAeb6ktQ;K~!CX3xM
z=2`Xy^vln0%UF-OquZtr^el%?_dvhmu|sC<K)Q=ZzsAl!qc&ss^b%H$_lDHMXBMA&
zgm*H=Fmpy1vmz`1nI3;>Haj98*r}v{Uv|vO^U+T-7RCE`1JfxlDF6KPSrqRIc^l;&
zJ>AQ0T-m?<=HeMvJYy{MJVVBt!wkIF_eAvJ#$;TtBHm}k#a6r!zF(D$H;aX!^Ieb^
zI-Rj&R`qWmT{6*%7aP-xbg7Pz%nMj-`us&lu07ndi~KMjeeUT4S+5oKy}WrR;-1Y`
z+^-qzd1vNbTQ^TH#G1g@yo0CE^L)gmd*%IcjY7}!F&2PavTZE?To%ALv|5pN;B@94
zS_*9RRQ4_EM+`PVzoE3JsoEpoyWF2Uk&g6RIbTirm3`vQclcbnDwEPcf7Ov}_t2n-
zjbwRo4TCtiUw<{em3iecft^<lqiav%=^Ur{vHirC>7>K71=1EsTOe(Lv<1=@NLwIn
zfwTqE7GMn57<{{);W`&z3#h5DZ!#7&HP=_?^|sC!?1P7&z@tascRRrNnJG5hIJRxs
z+Lohjy|m5ivgNvLy<N6GJ>2^CaO>B@?U4WB?a=?>E#b}w=&uRhziTI*{(-eG|1P^r
zIcfW+?SCNsoAjH1SD5y{wEw03@84CM4qQ&U{-x_*y8az_z4>=B()BN0|Nbx6KYKlj
z|CpIH4`W~rf;Bgj#lw&YnMWLp5DPP`cp(w89C0i{)=M0Vkl`iLBsU~Nh8Gf8$0B4{
zXl)&fkm1Du*0Bf~UKnK^i;&@gKkHb83?GNHjz!4uAf$CHLgo|4B4qvfvE2&EqsV~$
zpO-P;`JVCEVc$>QsP7ri|2^Zieb0E|?-@_#TZX=NK7SWn#l!ghJe21dJJ5F4$T*O8
zshi&>6SnpO1G(LoiE_f)uK$*;T1fT%w@6P44Q<iwn>=URll9gH9>{@J4##`5zh8R3
zW4@n%ABYC&xM>TdEs(ZA+5%|{q%DxPK-vOn3#2WOwm{kfX$zz+@W0Cf?H}-Yf`|w^
zMQDD=@$g4H?EF&9Cw#?2Q-sELejF5G=o5Zy{Edgc&v;lM!mt+l|IW{|&v_X6l!s=V
zhd~jtFZgl02qPj43OynsjEgWD$uMXhQOYk6`3j0K{xO#q5c!OWd@_-bc#NNS3mIPW
zK^vt-TZY`>hbjLLQRZj-DPyHiq%DxPK-vOn3#2WOwm{kfX$zz+khVbD0%;4REs(ZA
z+5%|{q%DxPK-vOn3#2WOwm{kfX$zz+khVbD0%;4REs(ZA+5%|{q%DxPK-vOn3#2WO
zwm{kfX$zz+khVbD0%;4REs(ZA+5%|{q%DxPK-vOn3#2WOwm{kfX$zz+khVbD0%;4R
zEs(ZA+5%|{q%DxPK-vOn3#2WOwm{kfX$zz+khVbD0%;4REs(ZAPb{#Eu`GOhB|GuD
zK;?aa2P3z0kob;+cpqU-N+AdQU623X@A<N{J}HaJI+3=||FC@y=({!t@!gzs{n~E<
zAF%%)Xn7rI{Qqs`^?yzO|L*)ApnU1P2lo9d$wGT^u<8A8^TV`0$wGD5JK%OKZBGX)
zO6aLi|MmyDZx0XL&ab`n-63`vPDcj&KJhwN@NszTDIU^rJPSV)Kabc)!2H+o^Fa|7
ze8`U@+j&^<2@ff5sx5KtfC#ax-Q!C+nTfZRGdAQJXWkH@j|}PidpYuD=h*iPo+08%
z+37HCf&ZT@5c!PP4;fBttgUOTYh5h!s2>N;;ol7iiZCR?um~d}+#<qvM7UdozH>Q$
zln5t^&@aNE2$zX4EW(Hgw}|i^5$+Tro5kh&L}-YxK!oKY42ZBzgzX{>i!dU>Eh2nJ
zgmDqF^F%r#93?_igtJB1Cc@<++$6$xL>L#L?|d$Aq6qyW42p2M2sepvrwG{voM(uz
zK!oKY42p2M2serF9TDypp>MWGUxWb>wu!J^gquXzDZ-ctcZ<+Bhszly!iggEi*UXO
zmx(Ye!c8K4M}%<^`YsgmL|87u`665<!mtRVB78@LyG7``NaRn1vqjh@!sQ~2h;WMt
zV<OxwLf^$g9})URIA4TqB3v%QO(NVP!goaI{SlXAh;X6^{UV$%!jK4;i!dU>Eh3DG
zaJLA3mk9ktDC_TtlCdMs9XsO85o1T3k6+m&L!RN`s7k^6Zwl?Hr9LVb>CYD7d=a*Z
z&=lb^5hf&6bN#&{9GW=6cP1{f_y4gyJbp47|Bi}0?k9JmeCOx)(DvA5Yk&i2&jVk)
ze&$^NWEt&Hxg$b#%tBC?*krV@&@)^s^cG=w9zUKfLgP|?JaIk`W8zqbrVu!@a;6k*
zh5E7WBn}p6KtTA*d=Z-3`SfAh0%;4REs(ZA+5%|{q%DxPK-vOn3#2WOwm{kfX$zz+
zkhVbD0{=f*;I<?B(d|rYyGftS1G)?ojB*a`60sIhM7IU)(S#Tqt{?b^(Opx<-YMpx
zJin=tAN!W_`9FzgV~3^`5qNfMbBjKJbD;AU(i^{{*$-Gu<M&PSaW)|fdwhEly!VI?
z^@$(X_%uH%(s$&?z}>F!+4Wq1p(^Pu`JT9g{$w>;+v$T0O5d;X2T6V=^Tag1fpZVz
z_auG{h9bW227CIXnx%gV{>wQ3FNGhy(as;B@B>=<VVt`Lzx(i$=^H<>^99ASgOmNo
zLT{4_8Ac%egQ@t3IOo3%+$Q4VNBr<lQ>4F-dBU3h0nl2&E1?1qd|!JC{?*JA)%Yf8
zXM+2<!f(Gl1s`$M{FCp}_7u3U62BMMKc0%8<DCDk;BHsakKSQVe;`DY+OV&q|NI@?
z-3mW=r=2gdZ1Fp_{1-rWCiFfXKWV?{-6{C6zmxr@fP1gP_y0Tv|8!^mDsXow{LruL
z{Ct^z_`g&A`wUzUErt-~AHCPkPvk#^|M<X-Dg5B76#NwS{~Nd$<tEejt+DeDllntV
zC;fi}Zb0D&G=4&V$Z_(&25@gBKI}mCC$QF@euAH({@n%c1||LI{dWGar2dZSKMwAb
zO8Rk)pGY6&@8o|^gL_JEBqGYM;30eZ34RLwi@=?!@S~~tS3CRPx!_)>@Wa1Nk^a%n
z`ri)jT9yB>oj=0Geh-1Wj`*VdVj4e@fB0`i93Zx}`SE`vxSuNNcW$t!KN4|>hQP7@
z9@~epvG_^*2R7RIYWiU<{Qzj=z+Iy7%}puzh^zW94z2Aya6cnH+A#9p_Eh{7_5Uky
z2hkuw_)q+?6zRi$?VA2U&_;p#titz4Q}dnd|2(*VR`~5trQo0LZ2#@x{)7f8LjTCK
zDfsYzr}}d<xXTrO__-AP6#n}PxH+`iPNW~&l7gQ?|K8vR6u$4J6nrG%RQ|Vs`&Z(N
z@{hlKVEldHj-Z>`g5UXS3jWp3_Wustq12g+{Kx)yVEjCACo24Sr=33yqRH*x+>YgU
z8o2+d@I$ZL`O_tTpL6~H8Mu!t{K%Vj{&A9@V*L07xGyREg17AaA4-0T{_7QRUsw1+
zjX&Cj|0cNaD*TAXKR(H~`43TO`!jZ8bRgSLjXxHrEc>Tu|2_nF2k}Mu2e;buKT7gb
z)W1)_t?r-X$KJK`&yakCPX1pD?q$Rm`Wt_;^Jlp58^CQ=_yLW7tmMOgqFVcB;#@1Z
z>xnP&Z~Voc{xOoDqWm8Lcay>oYWy)S{LSEgq3}b0wWmMWg>T~gh4@MReec=%m*A8r
ze@FY%!oeRCU$h?u8vk$?{w+9vo5J^N{E8&sas0Oi=hqQm*uPWb4{_l?jq@)neE<9Q
z{0Ch4@8SGTh2JUo1krW`eyQw7)usr)bMW&@|BczxzcR^p%>Qc4No=Nh36cMHjo+H&
zJC@&z;J!k9QGOAPPjers^v5ao2Don%U+5p#_@c^K<EOYdARcX$|4+b;6JO|G@PR%5
zZv1}{mnIPeKbV^DnEzhj9wH_otnt$U@&|%@xWbPdApa<E^AvvP0rHOlw~+Y4{^o}%
z?dO>Plfa#%q#sDdPtpIG;NC%eVgK+)DbsiK-=Bkfzrv5D;^X?!Y5ewEaCa(vwmoI~
zj`{x%+`YsX{%;&0--l_tBWdbR*gtrH{4wBGEByG!DfM@>-_79eB)+hJ=#v!u6xV;d
z!95&Y$&Y-Rf}f)Q8U^kog>U@r!1yM(GZlVN<2OJx(f&B*-w*D&3O}mx7rOAz1NTCO
z@B1vJ{*L|=0Joa>vj00k{-xk9B);&U@B#9F4DKxo-~aam)Bg@|*AZXn&puDVPjUVD
zG`KGlA3tmUMB`tDQ&#z<;J*Q0U!*Phv47apZ<G8K{x=BRV-&s_xAT?$!?FC12e*Lu
zvi=?*|0HmW6+Zjoz|ub#+=~=``vLMR!L24feq{ehYQAIrxfHxM;*0WQU)uG*+{OM^
zf_t^X_iOw`F8n3nE>rlO8sDw_!r(qcd{KVvE4%&*-!cE|!F^6i-%QPS^dFkLeosk1
zn40gH{x)zwQ__zdApc8nbC7pge(?k3_XYQGg<r5Mh5b^@-_FGimLT0^5&jd`_&3S&
zPf`Ex0QX*n-~P2d{aYm;q0{x>SK#g?z9|1rjsKYBr<gy;#Q5<_W&9Zx&kIPuq3aXc
zN8p(LkHHNQALT&xPd;xT`Hv_0j^%$VxT}=(+xOb@|3s4SnEr#{KBS}{(fCIv`Ht!T
z7Tiaa^b7Xc(;w=>{~fqbDg21Wr)xvYeksNuo#1+v@msjdp8k`PpQ8QuflFg>>3_Hp
zYLGif`yVO!DX!n&!g-J4f1Me2{uaqk;r~a0>sR>UEIWU*<fj-vp9e10A*p}RW9Pph
z`6=eF8o~Xu!f)?o=RYg?Dbn8t?mrZMz-#9}Bl#)v-v#b4rTnA4?flmyKSlkU2<|L}
z@9S&lzajZ4+7G%X-=gpX{p|cs$%p=?a0)=y7RCRoz@<7Q?H@SQ&VL=JEdNF5)c$M&
z*YbZ+|HB&pD9KNue+|yxgP%;l(`Qd#`Y~cS*5Bbsf4ri<zrUUTC5V>(sDDu{|0d2o
zit_tRDgW4EcK%nA5C4mQ%LM?kHoEusA4vOQ(SIFE?O&ChpNE)M`p`e7rElOI^}mk@
zKDD1_wVl69^5H*D`ac2g3kpA2W9N$`t@-1ymVN-TUjsL;@B{Nx@R9%EJ}v+>Yiozy
z_JF%x=|2NOJAXK05(|Oj_3L#wv5usP{xf#DoqrNeS$z1f)AjFI=y11Ee*P9af4AhP
z@E_`XS1A0j#{Z`ae=WEVD*U*{|IURU0e6GKH(Txc)7lJaKd1Sl$H09;;kRr2y)OKx
z!F^8Q$29&P7yirO{!!r<EU@dp&xQXMxbG<ZkjC$abNkExdpQ4r!td1hnJ)YtIRB}_
zHx}CUC&%4i`f+e+3?}_IsPP%j?T`OY;wtS|RO4s3@N>Y;RrtO|cKx$m_=CV5qVNM6
zKg)%GG`M*RKcewzY$5XR*nb=YF7<(O{K(qu`Zv1R|8#JRl=S@?pT;-)v;S0Zrz`xh
z#?MLW@7VwN!97>u$2ESFOZs!by;$L!i|zUE<&u6CxbqZ#yT<pr@EgIsT;azwe$Yk#
zHgMJJhk`5Y`scc&e;xQYDCvhZes354e}dbt@H;hr9~b`J;Qn0U8&}%(zsx27_k;Uu
zg&)-T1upyuxEmCHRO7$s!l&zx#}&TsD!cymF8o))eNEv9G=8NEe=E4}D*TAX@9Sd!
zj4X7__{sK@{g~?y#M%n+e}C-<-Jc#!F~#+-sqx3T@C}^L$4~M@8h<=a?Js=;=T&}G
z<4-t1KD*kU{}WvJ-SRK^q%&>f75m3HL|vM-8TcQ-kJ{LT{jah6&xtriH1tu9<JZe^
zK7^m-#|57t+D=WT@7Vs|g*bgMj+X7e5whq1G#CE;pj!H297^M7zs5h^g}+JThcx~i
zc^=^plzr@4TjKguq#wD%uD|J$K8<gF3a-5WY2In)7rF3fit~~m)%e9O{G}Q{c$Yo>
z5*PlTG=9O|c7CY~{|K}lRDKElHU1PA{y7>yuJOxU`1Kk;yxgw;R2M$A-KzePU)cHO
zF8l(IogdTq(_HvxX#B`8?deZ<;s0FYcmB%GKf{IJ3)gLG{)6}0`7>PjQ#F3UeRlqZ
zsAVLdDw|XN`-#Ty)c9w*r2m@6kA&^%%lefn{V}M!YW~|-*!dTMxIg``$N62*QMP}P
z)pq{HF8peoUyh%wKY=xN{(Kj{-hYGzpLC|JF3ESi{vLw!Bk+^$e_*XW{Y#U4$MWlz
zzTorJySiw8koI98$Mk;-`R^&|8xQdGCI5Vd9}^%&r_I3cbNqZ{fB1nl|MH-ne}Uwu
zSihBz^VG&je(=|Jelt#4`lsN}0e7*&k33}O&&D~6pQ8W08Rvhc@I$|`^GW{x_z&ZJ
zRN?!7Yv*4m`6=c<U&nd6hL-vFKWyi>$o!|^)Ag@`HdOLM5zYr<ZHw{W(jTEy{nz~`
zs`0OI;r|Hd=_kj3F~O%aX}eMKQ_Nq|*y$?b3;zkOv**8B+AqcY)6Jm%OyNfbpCH=k
zJn2FEPWe9xIL&d$_QTv@Pk&xAeMdgEFZ7fAfX06gr$qXW*T2+0&^4~if2YQO-i1%~
zqfOzP8}0gEn$+JheJbCO!VhbFvaO{*<}ahPgN>roX5zOLKN>?y{mn=1>9^yQ#Yw?`
z3g>B#LGlZJXXn2p`6z#<^bMRJgP-KHO?LjvI3;v;Z2t_Lr!}sUAJzD;;FRP$%^%Lf
zd8_<|{{|l8>61v>Ud2!F9sNhIe_@UPM;HDuoVWUqUgG|t;8U8k{Ymmu)IUGY*W)Mi
z-~PDWe%oF6l>bW<e!+j)`5#L@%0I$YO85_@eLH^dDE!#(?fe~*@6i64IQKYyf5uPh
zA9~Wx--%O{EcJgeEqxQ`KE;pbI3(YA%Fe$wS$`bM?@qM6%c=d%5&fUWU*f`F2`;U{
zl>C6kzfSUxcJ99)2A9@AO8q07?fQo#A5ngQpJfY#a{CJ0-AekM8vlA1ekSG~Xbq&)
zpFL|&UtS+kdQR#02lq&YAJF(WxTHT4+#eHP_<#HJ_VjO*{1pCwBe?4N!}cwlPx{jK
zH~gf{ob;c7^A}J=QU1Oc?EKGM_!Dt{pTdv4XxIPmNxozI9l&|D{+ch@`JcP+&%}AP
z{>C&u-5V15cTB$${CW6E{|mfqPyZh{wLkk!!+ER!6ZUI=#m-;ulD^*m`Chg2<1&5J
z|0pSf4Un}3@c$J2=Fm~LXg~jG=YN4y7AFP27U!uCl>EqRoKFyKzf9`y=>NnoQR|<^
zr?IKj*~$O@6MQ-^uV0MU?dg9l&LeP4|1pgp()d4jNnf_FGX1#5r~8BZ(?3s~m;AsR
zcKz>j;mh&0<acWPunYfoE&b42_VWKGX+KB*C*KL+C(A!7_yp1REq?pU|4(rKZv1Es
z3td0OHU6rk{*KS@KML+p#9{am-}koNeq)mSZsqR-?Lzz(;3wP9fZ&tPv~?u;j`^qh
zb2{-w{fTJ&2`+pS)Dne{o0$eEiS2|WznlIPiLN~^#ZQ*MU*n(X!k+=|MG8MG_&oPr
zUFS+Z`j4mp5#8EM{HOL^9Y4h0wfj$<<fpiP83F#W_(}T}{K=kwTAxG7QWU59Ph;P4
zbW-$xL5=^A3!k{uhe>`!<2SkRM}bOXSjmqIzO-LZ^3i^_YxWC*b`*YU`3L`E&;J6+
zM?9zej|U#XPximTzuN7;Nb)iM^egKx+Oc2In_v4pjJikn`Dp!#d32`be^UQ@6uznO
zL)bSR`0N7CCzWV>N%B)%zfk*6&oD3#ufK-I|Ah<x6;Mf6uc&_kjsLO>|09hb*7&cu
z@W0de#%z23Uv=Tj`K5&Z8lToiQ2xk5PW7)roR|EV#_x3Df1vS=Id=VDbK&pS_yLVi
z^E>;~zd!nZIxqDPYy3A{_;mkY<(n7U^?%caPxoF`epKVr`Vu;y%Km-fyDC3?kv;vl
zlYGbednE*~!%w!~;fpz+WYR`!TPURTW3+<}`_^XQ|9SYS<5%NHcK#X{KGna=@ssUu
zSnvs=ZEce8sK0?Y`4myKzcG#fTNnOVPzx2lafx037n6L){+IgRDa04`KdkXzaN(DO
z>R0#$754PEDSRjUp9`)!{}Ivn+ZBE%FTO<i6@XiTU!9VEAYf1bBZcoY|3cS3%?iI$
z@Cl;r-6Y?!{DvV8^}(|Ie3d+Xf@q7m@Q+3ugCdIZ_iKFFzEBjW{!8b#3%)Q_*M~Cw
z({cU(K1WFwZ3PCO`@4q@MESF7yZxjb4AMMNrT-#|3E9K&`w4!MUr?8Vk0?(1lYdbg
zo9KU2@iBgK@*lGAKa}*1OH-te{@ZE%z|ekK^DiR*(Iz`TOSEs4|FCAifWa88Umr#N
zui&@0*!dpGNBZG^+3g=dpFIcMj}?CW3OhfJyb%i*`HuZp7r55*dm{btHFiF&kCuFE
zhh)hO=Wc=y)OSezgV$?(B4eZU+rJX~f*<UQ_fLU4J}1eK|J2U^Ql=04Io01g!Tm(x
z`);xGW&ena6UX;Q?FE<KVI=jBwA=aL%JiXsgsY#(KebyIgL{?258Y<x3yQ^Y^4~ik
z<39YP|3)>wPnJLWAE)+bJ*aOIUzXqP2bTU0P`@NT>_FFVF^w<B2Z-UAeh%#OL;Pg=
z(L3zv)AK201Jo18`bX<SW-9#fopwIeFN=S*v;WQo_bP=SU2f-RNIv{0Dhh+LOPh(`
zE#O8Je)})%d_l4NH>~jk;6D%U50Hk;zwbUfe}GIM*B?&)Q;73tDEwg9&i?}Pt^C7(
zo&5ht;NGP0eJkz!fjDRJVSlIe!#Mwh!uPMT^AD4J-2Zgqzk%~#D|}<Mo&S~8pZI&Z
z0bwm`qqUd+g+1z{r2ViM&!9tL>aHVY`lx??jZbUuC^EGXk{?-T=YNB9R{m4?FST#v
zqms|o+xb!tYQLQFPxa##g&%t~1wTdk{R-Tt6n^`r6nuyIKND)xyv-3x`yYBN1^;UJ
zzt(@4XuFRA_iBajf5Of`3c6YLOQHWy!Byw4jo;h(bbnad-^qUs<l%Vyr2XR>|2xTt
z|HMRLP;}Z1{I0<7LHr~?_@q7ke@Q-~IJLiT0N+b|wBgkLbw=&{J(7>|k80_gpjF~$
z8~;6J=kJw#_@5Ks0H5Yir2gTjIiDcf_9gj_`V&_jzehEGwk$uybISjz!1IxYZ2u#h
z?fTRDbWwhee44wv4L`{bK5N&%mka-7Q14Xuf#>XeuM7VqaPL<6&)fB<we^<%Df%BO
zKXv@iw%GZ-B|k;`aW(i)Qu?C*4QTv6l8^cu)BMK(jjn%g!B6sy7wzfyRrpTzhvp8~
zDtz{`o!?LLQ|Ny_xYsKDfZ!8En_S;V`%eBd8Td7d|M*_Dr%!$3{`}`E@PA6e#rPxi
zM?0UM&)Q%4T?p#Wh%fB#@8o=fXrt#F_Lu%~h%=fZiu&KK@eLQgKL6RN@yEIF$02ET
z{?qrGUH{Q8d|iLP;0sslI$rWq`2Q57Ka27&?B{#kZvQco5C3uU-y%@Shb2Fv@ueON
z?e~0fK+$RI#IF>;-_e1rKX2R9Pw){%^*^c$bp8GuesqsimLGe^&YvLlNB-kl`aaMy
z;k#D*C(>`%_^HyTBxzd={&lMVziUt5jZgQNpCrEUKmVUn@L|99Pq{QJVf+gYV(e*f
z&qW@k{rvBz;3JA^KPjUI+(zQd`WHJeK0QBTjei8c{e#qeL`l>|DhsmzJ>Wm4q~HEw
zYW_flk6mkf2HZClzVD;de3&?qzM!-B!0kihAECd0TWY?O{pi{4%ZM+^uX9HVKE_``
z;S4hEcI>o(dp5>lvi#cro`RpE{hkHx9EBfG#ZS@ygus1C;fLb(^ow90QX3jN)}KFu
z`=-K=YkZOAl>86DrFTfn{71gDr%(5$t@Km0UlYKcqVVHi+4-jAr_i6?y)#GQ`*+#-
z3H@O|YIA6Vw$?`NPbIk5Dtz;6JHJ$>pF;l|z`ax92fnfMCrf?`{a1o}zrv4d{3(*3
zqWm8Q_YVp`{;fTIo@1V8C;xv1+_6-#h5yI**!g8Ledr$%!npOAHSbIBpP5E{$f5Cf
zaIc+D&j$*dJNh5Jznk7cBl$6n@1}npxXr}JkJ2~x+0$3~UPKeRV2^JLz@vA-$oz-*
z!*{aZQgCl2K7N$GuPa6Rxc)GNG9qaf!_FPxJxC3kuwNiI%Xa-dN!kzXPgLWZpnU~y
zFUpwUNBh|MCrf?`|N9lV4=8+pUpt?k&lEOuEWh7?`#Xi-sqxEQ`2Pj&vkE`Z&z}A?
z7yb+2zM=5r8lRpm-Jkw%gZqKP4;^Ap{}dPgc5wfp@Y$hu{;4kfufW}_@Y^;1X)gSX
zT=akV$?`XRJbfV6HZjR}96!+5*}8re^*<o^!qpN133KxQk-(`PmG#Hp-=6>CWcrT&
zL-*gSh%fxt7-;8T<if87mG0q4enVwlBdckvYh^XT=B9d9Q5&qTY^`J!6?HAGmCdc#
zkzrBuyed{vU)@|0Y_4gkX#}OYxv>c`Y8n^TH8(Y~ipm9T3vrB?2pX!I79bK%bIBG}
z2&ZH#nwu81)-~23&DNSWM69ubU~^q#Yb~p7uBl-SmG$*aRjd*xpdnPLn+I7{4V5jI
z@uS+h`udg{ajLq8?~BN-buH)DRJArWLo(<U%?%46hgDS7*Hktx2tokmB_W#<tf;S>
zTUAlj)JU4NAVw0rtY$HQx~93TqPi*AY-MaASFgE7s5!UEGMJ@xkd&gmy2e_v5zorp
z`pa7Cu0WP6Dyu+iwf3MlvQC)DFZQhLBb2h`NlUDVrwB_XB+F!8O>1*~U4vz|hK5SY
zZo`5`u~S*Su&#wtM66)tyc(fX%iLzND-2g*<){+I0}IBeppVX5BI;Y~TIWNn>Y8d4
zu@#L+!P(l%mR4@EhDsQ^qPDJ?0E>xCRxYlowoc<zV^hm~6f`BL3PAz1NW(Q%iL|93
zL1;x)Wz~FAyur!>m2E{sUE{pwrbWrU+DcyPbS9aK+)tcst!!zkXlSY?ag_6lriCzG
z9X}?eD&{Vzt+mo3FRZ}tvX+YG8fgli_nOAax%F@yoP-|9*syFxLrp_vYpbOrj|^8$
zfYJeANvrr};q#(T6g-Df?ADIuOj_|<_Co{;t@GTV(mRBcR-Dz^awc-fXs5JpA@X_R
zg!39vqZ+9s0bW?s3`bR~n7VIOzM6($>*7RxtE{e0?ANs*vvX@GufVtyf-a(9PgG9q
zC4^vK)?e%<B{VcOwzM{p$C7*2LA#2U`kI<xMI+juipx;t5s;Hw$xx&Uq(ez3L9#S*
zzJLmsP%58_dG$?mD<zrxHQ^!(2NpCcP)kicIRFXZxLw4e=DJp1^db@mR1s&*y%cRw
z%ak_m*O0{9q^UKn#b_R@sgXf@=AffQ^@JtPYoV2Up(YH`TGvq1R9juSm@71=uBM*M
zM;Q=qOS=gluB~gVu9#cdQezpgriHXYgjqFn{p7YaZB>X{SuHBKOj)(1#B^;WZr2{N
zZ3e-yZVu8<O@NN=LaMB~1WkE?wZfn3c}vP$_zDG4+w%%E;b4)ws4#13ZLVqvGTyN@
zRly3f2S98>t81$2Q6ITlwF?@nTI=AUI9W@ILL1uUI`RWcJe^Be-9i?Kj)f~y*;?C#
zM#sv8)v*LyMPrLf*jioJM9q&pjcQpb_nRwGXo6N{nMxeAHUt|h8{{dnf^ryK&|Fu$
zI9S;_Uq(PS8fxT0b(7U43rV%;^XJM_<W{YV(cde;f|i=*miaYkBLxF3@PeQ`SO87r
zez3BoWl=(3(!D96q8K;Gs2Ei=)i0DsjVO2_9K~xt*KipWth%hGtw!__%xWr-l%zBV
z6K5)^Tb4NNRf*<W2(H3Vr@m>PJhbG=VM1eFRU%$vWn&XrD^WnfreIB@q>+zE7WE@S
zIC{@S`B6=(O0ZiNw@|8*(-K5BkfGLu_S`|a2PG;iRbcA`xh0KLk{(9xM{OhObDfA%
zTy*Y~ilWlebEceoE~_Y=GqdQ-X(bgirp-J9@q)a%7PU4t%#xk?emq@EjVZ@cyW08|
zxGSrLLt<c2TU)=NWj-lHI--%MW>{1ad1S>DRhxRC3QkfHc%B^2@RrreBqv(CbuH*$
zsZwL$S3~W1*@+V>$ayh_ptg-vs%R6sQGIGzOuR+StyS|8eIEJ;**sc>R?*tLm^8L(
zphXsg#l%>ZXE3Q`ccsaWq``ugiq<CHMX`$J`s#|tnnh@Ykt2*iEPEgp#)}kR4nkY%
ztVCOyc+g-47;_d{4a7L>|9Dca8FgqbrGl2bxtZ0%Ox9SaR_%eTywy}K#L$<_D|hPQ
zimi)-qyl!4T~r8a1nX-Wt+p^o23=HzE*B$u?7&IpVt~X!I%wfX^=KD`?E312^yV6?
zDUhS&it0MFl$Fi%8W%KJql}p~m(OO+m3;V#ZXaVcw5AYF4Lur2^heE2mDN=kN~&OW
z4K!>L-5QUlbZ8b2!Wt93yM-*Ow1%Du$y9}_6_C1unzmqFbETpKdI?ljF*YY^5}+a!
zN)ebCw^J<0qIz6cTSpa<5bjZmmPud{#?WY+<=}*$uxF8D3mWHgf3zevHCm2C!leai
zA7h=WN}Q^<973cHP}8RsCgkx%l*P*E0P4?gLIYP>%}Aux#p=U<I-!+N0+Pxn04v{#
zBT+Vq<77!BAgf&HNGlZqsoJTwrqfE!=rCDeR$h{aR{6;oqV(v{ZvP~b$b&=4C1Y6y
zlsuG8ND|>g14|cssZtcHOlgOgDD7FpIlf~nSOF!9m5zBC!XRSEEqCagHat#3$-yy*
z@+z^4w;|TGqPSAz7g;q7v6QPs>mu=7nNUTdEwnD8;95MpxYV;E;u_2fs}?j<NI&Z`
zb8b}=8X8<QG|)u}!YZrX;jp+yDYa%IaA|T5E~L<$*EEkGXS-zK*D>8e#Mi(xo2nO}
zPa2Ol)GklC9vVOHEL;Ji%R(hjTqFqwQnG|9XHJ~p5dFjnG6tfHgM{|tSm>ffwPj49
zB=L&5SI{LI|6f5vFuGbpn}@4mOo&h^B`=nka-Gz?h<wy`1;7zmYk7lZ4fU1g#yXbn
z%%kw`#g19g6dzYpBcBt;GA#?Di;6_O;X)IKwqz-`J<$YTNmA|g$PU!J$jhKAYbu5R
zN8d$5{R+qam^xybU9w*Qv|zrWT2wQ1q9W_oASOAuQHM6RDCj@w8WAb-ff1(FnyOms
z=}K0NUBt*GIdE|rKT!3Uk8WPgr`5Zo1Fl5-M<b0&Cc5K9S4<uK{K{rN=R*fg_2NPa
z2e`<t!T7@(JXKYocdlu+dM=#8SlgN%t3sz^^-)5KbRcW=kT~E%<)IWSkA+})NTTIF
z377jQd>WSX&axz_Hg@YVs&8z-AflvVK`=-&3?*=#MSO=G-#R5mG>9)VS(40DiIUqA
zk*N}yO-MthM$?ug*BT5Z_rx%W4}ututnm*Or)BsyZg^@fX0)`-wyOS2Tq)Epu9()i
zuwt48%r2{Ms%$N3Y6#*Y(n6+OUeDvspurHar?xhW9Sc$GHac|-NY#-N_FJ1P$&aTd
zTH%^T>bR}aTEHhu_z<622Tb+iAa_aWnBvgppNR|xTXC5~12LZ8`3vUN;NroCVG4J#
zjw$ibHjy(4M@`1H;e28Sj+}^TB|<HvV2b04xfrh{z+^H?OchKW-IjbZ3yK^Sw9B!b
zQL|?$SvYQDLO}`G`AH4cxHfb@gcO>qqLK;%wTrT!QkA#Tw<(dxM)y+=LT!>0R13A8
zlGM5y%(tVh#vKP5Rbq5c^C%Wd;}aD{1>u#5*Dbx8@tUL5yIE?CvliA?*kTZ1i*X(<
zI&3irn9_zTlkRXgB9CW-F;=h>DaC12g?U}Jrc&iDRa(pI)NTua!0naU>O2y*wY+Ol
zQ!`z{^7<v~5t>8|X#+x+1dCh5{Rku{574Oct4GWD7*RA~vdg-bz=f$8Vt}3~niQv~
zEcH`Pg`B_~Bd16{k+|X)2}~EHnNrEOl55ywu{A~(w;brG5tbm+;mQZ|JA98Qe2+Jg
zE#d~1%1&^Rl<Y%D3b+l_4J9Ns%om5&{1HY0NU4rSESL&ob6aXEo2zKr#2NxwGaPhk
z0gdV)4L6=Dl6pb?hSsKpaFW~F1dOLeHLIb8?ne-jIyim=1sm$Bc}GhVpO`5@&`6^q
zI>aCYffd3&t<BZeeKMLM7MH8l^+JQ{dY)Dt*<&GtAZ{M)C^|w5QUIwY)vACdnCs*K
zBH)5YYE4Qf@P_#$l_JQ{ipa4BfgzHmKQ11ukY;}Pv<9wZEteNV3u_)i+|T2K4ayOf
zELRulP#JLBTO~qfr;84%Ix@s9D*{9y43snvP4fr~Nkegnawsi^l&lgZHDxTmPq8d*
zsQel3vRZlIVUmSmsydC-dPQO;p`qpqjOw5+ZUEHR&6`iQsH~y^Eo-<;j1KsY)#CX1
z3^0|1e_jKfw<e1Gmc^2XRxHe`De>e{BBlUZuizzJ*^(5k$KfdnLQ`!mZ|E%PYD!4~
zifRd2R&+tezKooRszyvkt4QWp$*?WI3G*a%Q4~&ywbV~onX+J6p66ebh_F12n>0sq
zPepM%-nW#0M}=<9J8fc3hSRA8M$7W_Ei1Dhhp+FMd=f&-HoI*?zQ2d^X-OTHE_C07
z{OFB6(;v%*_N%|~lb*?^B}uflx!Wf6m*08qc3uE(<x9^E?9cx4JFo{Ue-emTQqp~s
z_J6-;_Mvt2PWns#G-5rIZ$dt;4ez!I{R?*WO#Y=1+^3sx075=;XE^0gQryayo-64s
zBdej1FTYcxo>KSS<X?lxj{3>+_4Q1DRTta7kT1WJV>_oDxal84T&iQ;HX&br$EDkO
z0l3M(5%KnCANie^gO$GwM8k<J^p9WFGyC5U*-rY)`c?4bp2>f}MSie{@*i}OAL*g|
zU%SYU_fY;rF7nN*duIRNK>q&v$JjMJlMnIEoAA&7>+&Clb!d#DZ?b-c@93HRH$bpY
z7mi~oKeVD}@}GgM{k0F_)jgBH*+ss8P0!>%>mpyi2OQBHH@EixIk24UBl~y%+MenE
zd<yxpe8WAIzXkGXS#-Be)ZbvFXZm+Su#<hH{*fNaf6Ya{e9v{a{0YFVd|yYr{k5Nw
zbv?7sn=bmx_go*W{%@s_Fa1-#2m4^<Zv}CG<A3>{=!2F2XBYkDd!!Fm{$E_=%lAwl
zto*;a$oD_iGyi!ng?w4R+IuMfeHZz$9?FlUkT3mHzULaz95=W6`vF)^?T?f%--GQa
z9H5*04_)NT_hcWe{EtA~U;889gMF~_w}ZI9_CK_xXa4zj$ak{8^iTFe&*XpZB456z
z`C#qyj}-Ey|H$_^AFTX1i2EyF`JU#3mH(xSeEA;cgO$I_MSl3To|P}X*SD90a?*d~
zdw?CHSdd%&-HTXG{wd2>e^0QUj+^{_AUKt;)Srp>@al5qv73BS-bsHcU%n?;%F{zP
z`56%Iq`$OJyodT{x#(|d?+HFo{XH)7+j}Tq*GC>p`^)zfOI#1#?4O-Ne`$aD9%Egu
zJa&^$?<K=u_f3rdjX(9Q{`P`!C;v&<r-$-$Q|K?{%l902&mc$K>_gw>+@E~{f9aWh
z=$+I~@}>UrJ;?{Ff8P}HSth*^mL=Y!e6aHAyM9jkOZoBhGY!Y{B0)F%9|Ce;2j!%F
z+O_xC>QUX~{~(3_Qoel8tu9v{yUG6#$anI8S%2Gq)HC}W<)VLQ59J^2BHt(8V=L{U
zhi>-K<0p=Vf2QRpEMngg_L1))wx3KMx!Hdx%6EU)@6kZd{ByXA|1j-6yh+XZo}2z7
zT;!WQlt0o%zI+d`uD3jP)Bl(h@@4xFuj-lor5@cv(Z9?05O+H-05|<dL4T+AS?Vv}
z^LnuI>AMvBlP}++d9d<L7yHZiY#yxqBFJ~Tev$T(?}0p6`SjgY{B_?%`O5c1c8|aj
zxAL9lB455o@?hoDcU$+TzkJW+!OB0wO}=;!<-y9I;Ud3Xd(Whvj+_1IyRJ_5k>is{
z59QN4h4(98yysHaTOPaVe^v_l(*Fb6doZP38M?{$r;so0<JaDkDdo!0P5#*~@&n>M
zno^z~y2(E$g?wor`JPQ(t~_>=Pv6DCU-wP45Ar>n-6L?sP5vww`SLxT2P>bxi@QJl
z<$F92Rz7{#WPkGg+Iv3rblmK7K??cOKjnKsb-D7`P5$f@@}>XC_k>D$dgvy9j*EO#
zdynUV%BSyw;jh~!?Gx&u{EHym>H15`XWDy2bw%9l^CK7i<$FeTx$@Xe{v|2o%kq`)
zA(is<&`o}Yi+uT>QeCb*c9S1~d~2dX5@aaaANd|p3G1Po{3^&Fu9N6k$oFaQ>C&UR
z$-gm$eWd@$_ju`Y<*}RmWiIw%%KF$cybM&z_1(bNCDOH<ipRxzU|JJ61@ZN@CqCdy
zzDUXmiT8jF0e;KZNnEZg&eP<Zw=febTi-%kg6~vd*V@VjUVtMN_Y3?q4WBLW5)BUs
z{7em>FL3&fjVeDT@_Qk0Cp*m5a2#6t)4I$hial`;%))6srHV^CECo*XL}1+$j0wBl
zq~UVC@om7RK4dT78eU%aC^)rC(K|SPuZGKY(W^CFt_P-dV^TiJDR_^|d0fLg1y1Wo
z)cBoZT`s-X-G-0gc6b-Kv;)cSyo%#=zfi@|dK;8Ky3eG_k?T(XrQwmiTu=Irn;O4h
zAIE7vOT~lN@pQ)km+4Y_6073rj#uIn9{LrRbBcmf9f;n~@lp+!>py86FVm&?;fHyA
z8lS0n=LU{ntl`FAI6hCqgIhViNW%kv;`kB`kG#q8n>4)OEso!*;X#4_O2Z=pzhA?H
zLeC8v9ux65Yk2TVZfE*-kZK1e);+$h;ikYp((sVLKh^N4z`xRPCe}Uf)$wb%KJ>nL
zRUf&|mcApR;(`C<{zLEgmhA?WZ~Vs`r}sWezaktTqPN<CGk_O~_RaDiA&1_RsLC-#
z{CQgZu!z4<i{IX#%U?pcXiqHpH*uW4Q>~_3Aml%&;r9#qk81M0B0ha9LzUwb_)8i-
zMBsnca6{lbG<>;8_n*L3JG2Wt8<kMSBLW|!;qgxH&-uXB@(R7q@rfE9dza&W4L3wR
zs?l&+@2(Iy*_eK^-d(HVvfj~mI!GTGU)H<ZG+frZ<r*&Q-3kqt_3J?mm-TU@hRgQn
z84Z{1&r2FE+n+ZzT(*ZF>UfCPqfZ15(^&Q?xR2vsYIyq!j`xCL)bfg~=D1J6X-p#f
zsiOo=_9R?BZ*r^>pPsSti+<`P9T)vniG~Nnx_5dfxYS3LbFsh?&?|$P><4Q#T<R0l
z@B*RFRT}OW`rN4DK`}nL9k}#=n)eH=;r98Zh!4nGZzI>8uGa9tS{^^5;f833f2ZL-
zVTYGBJoq<WUp~}u*2d-U((t&zvr$OWp0q9~wwT8sqT%T9t$u%)h6jJm<DaDA{)ahU
zuHo%5F6SZ*j|jX$!=oZ!^e%B#PruM-xrWF7!R1FZJS5hgzNq0*fxoNahR|o5h6g_9
z^8caX5iy?Gqv4&Ro%g{hW&2EaUUn^S|BnPN`vt;fen$hR{G!+_|B?AJHC)<ZwuVbP
zH)^=F^VJ$I{fFMUt)?r>eT9b0b+#J>4mBCQF4>>W?ejSBr@rCiXTn1Qe@VmJL_PW|
za9NKietZ{~6W8QN#roSUR5s}k6u(pSJH3IE9I_kX(LG$w(OUfQM(&@dXt?<($ICRl
z{cA4gTn!Hi{cC`$`bQV>@?A{0==ZIB3H(M4k6kUs0~)^U8ji2gaHEam>owdj@IPpH
zNZ>DNctqguYIscGJ2l+5n5X-lhMNMXcc!cP#q-uChIDL@hKB{7ui>2nAFtu~pp_+O
zs)iQ`e3pg>1Rl`vc7Zo)cvRq5X?R@VH)*(WCD-R34fhMYL&HM?e?-G00^g$HF@e*2
z)Kz=>#C6$+8g2@l-kGk(4+@;#g|6aZf%k<|syGwl<Rdh^K;R=ZJRtBBHN0KmB^n+T
z_*oim2>-uO!~FuU)$owOTQxi)@ar_ZQ`Fx(fvfFCOtcRV=(uRN9|11gZS1o4y}TWG
zS&NTT2Ko6rz^91$7K$&ok2O5p#pCbN<jD4_HzsssJ4|w9`!hnrWxh_(@PL=MV^alA
zdSI7@vp9a1hPU_P`1u+xpBMO%hIek@@#}OvgX4=dJm}&0Pc%F##yP*xaQPg;8V#50
z|JP}_T(|#(h6luY^=CCaEbvz}JkXEp`L2dXdvp9l4G$d3@xN)fuP?`UX?TH{-`E3O
z);sJnzZj2Y;o)KFpM)DC{^7vY_;KN%LxD^Gr1+h}{slq~^@D^<`<ogr*Yo=Yj;Pl2
z%knvtS|vVqSwzf(EylquqJJk`&i`Di#qV6f+sXd~{*>qk>HdD~DURQv;qebR{tFE+
z_>ki(H9WGN<M(TL!6zL5t%kS%lH(h7{Bd4h&jFYA?*~2Q^8&AExLoJ|zJ`aM<Z^au
zcu-tle*s*U7s+2P@I4ydzJ<&2!dR+4z85%tsD{gR?}Ig5u2&zb;c}h%4>eq_4?kJM
zV}Io7mTI`aKgZ9~@YrD-pQGVsHOFf-+<2Yi4H_=jdoNV*Ltr<#PWvhi_qT94%M|=j
z#19MnR~jA{ctpd^RxT&1;W2@~uHo$h|4_pV7H~P=YPhkG<9*=-vV2L;pumsP@TkDY
zX?UlQU!viGMO^-Q8XggNt%myqevO8QMZ0vnhMVF#ajk~83w*tX7hJ*h`Gbas1pbDG
zcM5#FhDXHp?>8DA5_ZUhbEx)|^Mr>9oZ3UOv-FeE8ZP~0vW81P@oTvBlS?#Q`a`3J
zOaED-;nGijrr|PQD>Yn}`#K#Lc6&<0rN4D*xb(O8HC+1Jml`hpBm+hyJ4<^?e>+UW
zrN8BCxSW?bS;J*NSgzr6zT!d+m;QN~hD-nav4%_kyg|d|yhpo+OTWEG!=>Loq~X#(
zpU`kQ&UsG5<-FD(HC)dByrbcA{^xHRF6ZaFfXn-UbnnmiHm`TNIFR*%a5-<^9|tmi
zf8cW7ez1ZM050e4k5cf%fXjLN5ehyKuzZg}A#j=QAm9<9&q*52-r;%{X}DkDXKQ%;
z2HuYcfXi_a$=@yT`5G?u2?{ynw-g^AX|=}fts3qRaeOgwX`dqyJuc#3BjS??!i^A*
zf1`#=Ik#xI&*0<#yMW7ik{>`$<PI)pr4pZT^G=RGuHjLE|53w(ck%e!G`!$$j(@4)
zQGsW|31oRux^aOYuHoV3T+VO}kNkq;g&H0cc$tPre#zsXtKpr$;&?#AgZFYgsNtPr
z9{XwykA!*r+cjLyZ~q#&EZ_e?ekHy^!~J5M_84$EemfHJ<$Ui;O8ldM%jbYz2QKY-
zG{s-b_4$($e<;Nl`1?wH1Gw=3kN<^+n-6k42bELGr}&YFI6hdzL%-qpu^R6GEyqvO
zaH-E(0;l>y@})i%8ZPx|)^IsL9MW*9=g%};>KWE>sponff0*n4w1&(1-Zy~D^38+(
z!F4=-OvDGohAH??MGoO|zVUNK&T!!J`siy#&IsUg9x@k=;}UT{k#PCk)==QGyhf6o
zja;AOHC$eIpDJ*&KgE~V-DMgs<(#A81%Kl5D-`+1Ku$#9^Avm(aQXaHlY$=$TwY&a
zp~xp(USBT(F713AaCv=wqk{hsxV+xHO_4Jic<?V=&ou%EWPLwRUVr^Yi9d$o|CPu8
zy%K*caCu$!vJ#(gd0qB~h6hBw{u6LnuL}@=zQA{Ac$>g?X?RHBndtmfIm-losD`%-
z{0I$?Z07kI23-0H>0>^{@o^e1p9i0;;Q<kUriQa;xtvQhyi=sxpy2@#f3b$QKhNb{
zui@cp-ml#b{3+r8q<?u0$M4l};}DKNNVu3!p!fv?IKDx{&A}XhLc_ha9Di1m9~Stl
z8a{g-kN>WQhXuY(!za$?@#7k9T*~p?8r~*w8f2(;hzY#6hKGee3<9qDkG!rQ3Y`3b
z+JW)-#a`m}A1QD^*7wreU*Y)i3Vs64nMd>IN={Vp6M=_b=kcd#xN!lGKU2X^Lj1^U
zJbs0ScMAM+4UY@?S7><P4KC+84eu2A%{ngZb0=_VpOc}FoCmlcxNLt2kH5v`uUF&{
zE}xJ7y@H=Y`TC5HC!YuYteB@d6}Taur+Zn6KN)yf;IHYp7_WXHa4Ii~FWdhe3T^@q
zigx%b;8Oo0;IiHRPQzt<HaOWnQ2dCHlM7tRDFz-BdLF98F9B|v+;0yDF6-SC;6q9|
zK2pOcmT-KMhPR9OGc`Oa;@4{U@+n--)f(Pj#_@IyUp9^7VGSR32FD-K@Su?MqK3DN
z_}etRd^(r2SHt~6&Va-1_KAx4qcwcz3@&GihBJYmui??Nc>H<|?-cQ`)$o9y$N!av
zFQ3Wr-)VT8kn@U$PZa6y)bMr@KXZsZzq^Iqj?(anBK~O_9vAUvYj{{ZH`)eV_G?q&
zZ}NG@TQr=B_NPO`0|I|U!@~l9PQ#7ayd8U6!vg}}so^n!|5L+_Ib2R}T<od(2Lzs{
z;bDP~({S@bE@zsCM+JVNhKI%T&X)m~^|~B(lX$BV-@-5E@~=_wX^7t$;P^5Pm(M%j
zBXDZ3D86jp!oX#^(}BzO<hKfb2JqdY9oPt5wkKy&e1Siw;X6e;@Q#N2#Pge<0+)97
zLylkI-)gvg9@Fy!d;EaNZyyaWsNi-uR>LC#FV%4Aw-o{>`;a~|ev5|7bZ^#h>F4)r
zxYXwf4VUHh7I10*vyrZ}&o%`=N3qX86#QJ^#*MsR`wqCACz%C2Ci+t^E_!8uN_hMV
zZlA+|OZyWZ40HS_4Uhkn<Hu;Yd`@$mjthMz0VjRPp64n0lmRDwBpzAE<)5X<IUn&O
z?Hr$@;l5iqK2O8tbC(M>Ts|)u(s22l<MkRYpHIA5$DiWq-l5^)r#XJFj$gy^`*r+I
zjz6N|(d8W9tmAiZ{0$v%;&@EM+gmvPxrRrDo_jPrBAy4#!eoc^2eN-qJjd5Z!vo^^
zy8${bo}2rDhRf&OhH1EbPHl{a%je5Z(s21)*klct{#h<?@+;C``uW)!9=(m*XO1H0
z0>qEq&hbk%+;<<xuhek=Dvtj|!+k3`e!GUt`gO0sNl!{w%3q`5QvP}km+~Li@PK%(
z?HPeXG@C>6U*-C|q~Y>8vNtqbJ|F#84fj96<@{a8#q(Slm=u%#b0N}|^~)=8%J0Sa
zwTt*ZCH^JAWj#6^xNHwANRIHsp$a}%!AEGg^v~lJybAFpexi;Gzda2&=}&rA<0t*L
zRKaUV&K7QmGZnm6!RKhW^yh$r&qI8PU#8(c@%-B50!LIfA3yor*%b<Y8F2Z$*bN%)
z7k0iCxU^?I;!FGArQi*~J4O6oq`+4w@+rR5^8qD(BXIT(w@*Zg-vl@!)-yzb%YN!|
zk|WmFy+F8_Pau4Vz~9txLp=ZWz9PRF@uPjRj0}W3H9U~Z@qcJ|=n#&7r{U~Sj%Q;s
zSNb!_Zx?uf4G-?+`86~=@D0b0*YNmP96v?FLvfDJ&~Sf$uFotDk9^7F2Q=LLn&UwY
zj|zQ$tl{xJJpN4@?(fUfy<5XO1-?SV1O0gXhcrAc@W(Y=%70GaRPV^nQvRzNF6F<i
z;Zpub8ZOKC?;0-4_gf8@<(rAgdf5(;KGJ`D8ZOKI2o0CzK1{=9xsTCs>F1{cC;yjr
zko97UhD$%0smYP`YZk>9?HK7V>&r#JWjoM9xLD^iSI7axTJe+q)}+WMT*hCl;l!gY
ziwBASy|DKw<~9NXp?uMrb3d-bX~VK#Yu$4Y;}O~p#cwu#G){Bc%u&OR9ez&9x%9!s
zNk&auUF(>t(F={?#_)4$7S^@k)4`LB31h~MDLiS+1fZizr<5FP49AB<5xel@lTRF5
zIBsmg$;P;GlL{tGnsAaaoY^Jvk2$4~Ietu`E^}N#LBZI931i0<7=<TII$`{z!g1YX
zHdtTJb(VP&RPClH7dmll;R(=r()e+c3Q5u7)2b&Kb=CNy&Y1bga^aXl<a0db>g2Hn
zCygyct_mleP%vr2c%!HhUxKPQzovQq0(=D6n9>&PrWC$D))Z`UR;uuXG0263@sQE+
z1;)67Nhh2<>4X!z$;78Py9*>e3&(da4W7x9#*QyE3MWn~IC0VmWVwHDCh7Z;*7why
z)jDzFn2CBmrCQ@oB(>lt6Hq*wlkg9Scb7?yHy)*;%j88gaV(cPVI2IVo6O{Azn$fd
zJ292qabw4gBR_!&$90!m-4twYOi@WDo{*|o#*ZyHk;)k|QCsx<SI%u}P9YK{4IR3<
z&Pihn;LcEU;v{4reyxk7uege@(09*2xzNd}ROQv=gh}H`Tgd(QdJw)(oWiG1PSqHo
zJWy{ZT2&G5rTGqT465-ZW9NKM=$=oj-6}x4HPI^OiOA}H#Ex^8>s+O&P{tOb2A+(@
zaMB6gT|KGpcxSmN@Dz>Wc&q(F)kcALZ!7pmNgJ!2rH*rSc6iYVR!fW0K4H?h?#8vg
z1#ErF*ja30L26|o4lOtwenNNa;w!ND)K_<z|F5*O35~0Y;`mEiFj*86tdK<)(?p?2
zP2QW2Br~84HDDKM5Va_XAC**ENNh+Gh@vnH7hRg2U=~4K6x>wkB8x0S?V^hYW>KUY
zVVYGJE<_MrxbXMC_sw)N=S-~l7CE{1-S>az-t%$KefP~fGWc0n;mev7(u!PiDi>}9
zCVO98Uta#qNA)}=dN4bcW>du(!4@$k%V{SEv4xctl_xPhW1XP3trLfrStk<n4EGaO
z#T|jJsW!{7dNTqcKOmWpeNO)sl=+(}uh+a{7G(<=VuH+N6s=-R%Z02W8wgYF;h5k_
z24)}kXbk{1t>6p{tDl54n?B@>%V|fch+de0t^Qw(8KEtvWbfNl8S|fF-oV)-CWfJR
zMEgN%M2kc(jy@5ORHuqnd6i<RR<g#g%+!|2Afs7VLy-}PVM?k@doo&>e~Z9qeZ``x
z>zO}!cByDe=w$hf>7FfSu1%)zCK_}+b<7>z2Q%&G_lWP%P)r`VTN$+zQTwQUm8p^k
zU#O^p(4LuUY0(!`)TKVNe7BUWey(1+di}D`WYz6?WhzVM?=(LV+1j`P8~XH`MGQjs
z2eVt~<yy%y8D=I6d9(-Vo|mj1b*0<3z;Qgippo8ZQ_P);>#N?%qMbbczkqf*dkmiF
zyI1bYUTFc<{i^GgLJW}><w1z;oB>r{UJDpR<ol#<5tV9X%VNw>Y%zn3jtWSkCJ{c^
zl^>eKTB#4F7Fu@R#LwY7i5m#Xh@Pz6^W?W4Xlb(O%o{xpgq4Ere4Yf?1H~Qp1(hj<
zxS?DtTF^X;u@72wCgUDXS@>EHf=3P+QXT0N=4$rf8WWA+>j|O5s<5aj*(j(|;{K1g
zfjQnz#>%_wcRurFAIvD1{dBElJ0BAW_rdh%qiTr8v3Ja<TuZH#@{G_v=(MY&otPm8
zqPFLGZfT1t19b!+RwGZIqRe>q8B#AVJCkwlL_M(wM)eqlCjkWEc0glxWy@#uOrHO2
z$2N*XaP>A?Y-eirL6N+NI;~g)uMBDlU^{`tB+eEyI(jbv57S&W8-g(6Fw1Dj740LI
zt=OY&w%4Jkk`scF!#ZT@_CYiMDaK*P48y&1N1k)rf(F4mYk0H?doP7GO;ORJ6Ww$Y
zcw1NvsUJB6*<<KgS?a_}te4e*dX%XA74zXCa6D;_OYUx;-KT=JOE4`$mabh|^g(@1
zjq?)^BXIdVAF}?WlfT+Wowm_^RIRwQCnUjEtw+g|TKkwjr|1BW$3hGtW0e8KgU=C#
zXUckRtmE@Y%wN3|qvO0be>n7vxtmU|lJoxhT9Q}ClTYzChf5|`^~fgwEs1koKitms
zOILMy((Xqu1g~wlN9X#r%Nu(BuDw(5U>oDeBjv^uy93EQ58Nki9!uulgKj6u-4CF=
z1GV=dbS_CYKpCg)4d}t}Ua}+lay{9G5!LTO4^FVJ4n0TtBLp-))HwDSs`@i*0I1z8
z^ng9J4bf5dbMpF@%0Kd6A_Mjv?eyIkwYv$`bvr6o+3SQ)l{cUVzwn;q5ceyv4-7rv
z-Jr+d+!<~pw>W=?Yi>NJa(%GCUW3Xy_(@wBuT5}%rTr#6-{$&F{%`PO=}|T(S|hRk
z{z=O8LD!4!a*t8ke}!N+X{Y_fQLcNJffgMbkLO#w?5=OAv|fdBzrAzRQ?9=T1*gtS
zQ)*wI=REh`y%4Xvy+B#~ydBFAd09bx)_EB~_uYl+{4N3)Exb=XxJ~3FT42*x^-WRw
zo3gp8`t6*ya{3LMsN!pkO(5Zx*W-2R7qPtbWjw#rh~;KZ`F>bvKQ9XZXMTXvpQTo;
z|Nc>||2wDm(t&WFH?o1y?iN)1trRIkw?yIZ?kll;FQ>n~9@}s6L2|WUd?%KhIW6!Z
zS&d7B558`4|FLglyT7(#dE^1@8P{e`)1N61v(GF_{qaY%qyJw+#m6omuoIm_fmPpv
zsyy;LWyW!f57tR9cK(R<dw)iH{+YqhZfH2tgb&h*pBJ8wv^hpS<@=}N`Li!U!CNbF
z9{d$i?su{l>4Ujg-&~0F%A4`}Qx_vWE2?pCmp>j%(&Mwql@;1^pZ4)A|C|QDeeip^
w<fqf&_i=$1IC0^{XfG#JU@Z5c4P>!D!8nOhmi>r6%;^sHun&&xLG|t9ACz)j$N&HU

-- 
2.30.2