From 8d1fa0e3b91c9439d2ab1e24c29b7ccdfcc91606 Mon Sep 17 00:00:00 2001 From: Eddie Hung Date: Thu, 19 Mar 2020 14:34:27 -0700 Subject: [PATCH] opt_expr: remove redundant --- passes/opt/opt_expr.cc | 3 --- 1 file changed, 3 deletions(-) diff --git a/passes/opt/opt_expr.cc b/passes/opt/opt_expr.cc index c818fefc5..723830aa0 100644 --- a/passes/opt/opt_expr.cc +++ b/passes/opt/opt_expr.cc @@ -682,9 +682,6 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons RTLIL::SigSpec sig_y = cell->getPort(ID::Y); RTLIL::SigSpec sig_co = cell->getPort(ID(CO)); - if (sig_ci.wire || sig_bi.wire) - goto next_cell; - bool sub = (sig_ci == State::S1 && sig_bi == State::S1); // If not a subtraction, yet there is a carry or B is inverted -- 2.30.2