From a24c2d56c5e6834abfe3018a69f1f5a766ea0149 Mon Sep 17 00:00:00 2001 From: Shriya Sharma Date: Tue, 17 Oct 2023 14:35:08 +0100 Subject: [PATCH] added english language description for lwzup instruction in the pifixedload.mdwm --- openpower/isa/pifixedload.mdwn | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/openpower/isa/pifixedload.mdwn b/openpower/isa/pifixedload.mdwn index ddbcdda7..a9f67ebf 100644 --- a/openpower/isa/pifixedload.mdwn +++ b/openpower/isa/pifixedload.mdwn @@ -176,6 +176,17 @@ Pseudo-code: RT <- [0]*32 || MEM(EA, 4) RA <- (RA) + EXTS(D) +Description: + + Let the effective address (EA) be the register RA. + The halfword in storage addressed by EA is loaded into RT[48:63]. + RT[0:47] are filled with a copy of bit 0 of the loaded halfword. + + The sum (RA) + D is placed into register RA. + + If RA=0 or RA=RT, the instruction form is invalid. + + Special Registers Altered: None -- 2.30.2