From a4dbbfda4a68ad948ffccffd9adee3b08268d798 Mon Sep 17 00:00:00 2001 From: Anton Blanchard Date: Mon, 20 Jan 2020 10:50:45 +1100 Subject: [PATCH] Fix Makefile dependency issue with files in vhdl/* GHDL doesn't seem to have a way to specify the location of the object file it writes, so right now they are all ending up in the root directory. The Makefile rules did not reflect that, so make would continually the files in fpga/* Fix the rules to match what GHDL is doing. Signed-off-by: Anton Blanchard --- Makefile | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/Makefile b/Makefile index e2398c0..4f45633 100644 --- a/Makefile +++ b/Makefile @@ -11,7 +11,7 @@ all = core_tb soc_reset_tb icache_tb dcache_tb multiply_tb dmi_dtm_tb divider_tb all: $(all) %.o : %.vhdl - $(GHDL) -a $(GHDLFLAGS) $< + $(GHDL) -a $(GHDLFLAGS) --workdir=$(shell dirname $@) $< common.o: decode_types.o control.o: gpr_hazard.o cr_hazard.o common.o @@ -72,7 +72,7 @@ sim-unisim/unisim_vcomponents.o: $(UNISIM_BITS) fpga/soc_reset_tb.o: fpga/soc_reset.o soc_reset_tb: fpga/soc_reset_tb.o fpga/soc_reset.o - $(GHDL) -e $(GHDLFLAGS) soc_reset_tb + $(GHDL) -e $(GHDLFLAGS) --workdir=fpga soc_reset_tb core_tb: core_tb.o sim_bram_helpers_c.o sim_console_c.o sim_jtag_socket_c.o $(GHDL) -e $(GHDLFLAGS) -Wl,sim_bram_helpers_c.o -Wl,sim_console_c.o -Wl,sim_jtag_socket_c.o $@ @@ -130,6 +130,7 @@ test_micropython_long: core_tb clean: rm -f *.o work-*cf unisim-*cf $(all) + rm -f fpga/*.o fpga/work-*cf rm -f sim-unisim/*.o sim-unisim/unisim-*cf distclean: clean -- 2.30.2