From bbe5aa446b413c6298a4b0b13f6fabcd6c984cb6 Mon Sep 17 00:00:00 2001 From: Clifford Wolf Date: Sat, 14 Sep 2013 11:23:45 +0200 Subject: [PATCH] Added spice backend --- backends/spice/Makefile.inc | 3 + backends/spice/spice.cc | 225 +++++++++++++++++++++++++++++++++++ techlibs/cmos/cmos_cells.lib | 32 +++++ techlibs/cmos/cmos_cells.v | 23 ++++ techlibs/cmos/counter.v | 12 ++ techlibs/cmos/counter.ys | 11 ++ 6 files changed, 306 insertions(+) create mode 100644 backends/spice/Makefile.inc create mode 100644 backends/spice/spice.cc create mode 100644 techlibs/cmos/cmos_cells.lib create mode 100644 techlibs/cmos/cmos_cells.v create mode 100644 techlibs/cmos/counter.v create mode 100644 techlibs/cmos/counter.ys diff --git a/backends/spice/Makefile.inc b/backends/spice/Makefile.inc new file mode 100644 index 000000000..9c8530cb2 --- /dev/null +++ b/backends/spice/Makefile.inc @@ -0,0 +1,3 @@ + +OBJS += backends/spice/spice.o + diff --git a/backends/spice/spice.cc b/backends/spice/spice.cc new file mode 100644 index 000000000..a2be5d0b5 --- /dev/null +++ b/backends/spice/spice.cc @@ -0,0 +1,225 @@ +/* + * yosys -- Yosys Open SYnthesis Suite + * + * Copyright (C) 2012 Clifford Wolf + * + * Permission to use, copy, modify, and/or distribute this software for any + * purpose with or without fee is hereby granted, provided that the above + * copyright notice and this permission notice appear in all copies. + * + * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES + * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF + * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR + * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES + * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN + * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF + * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. + * + */ + +#include "kernel/rtlil.h" +#include "kernel/register.h" +#include "kernel/sigtools.h" +#include "kernel/celltypes.h" +#include "kernel/log.h" +#include +#include + +static void print_spice_net(FILE *f, RTLIL::SigSpec s, std::string &neg, std::string &pos, std::string &ncpf, int &nc_counter) +{ + log_assert(s.chunks.size() == 1 && s.chunks[0].width == 1); + if (s.chunks[0].wire) { + if (s.chunks[0].wire->width > 1) + fprintf(f, " %s[%d]", RTLIL::id2cstr(s.chunks[0].wire->name), s.chunks[0].offset); + else + fprintf(f, " %s", RTLIL::id2cstr(s.chunks[0].wire->name)); + } else { + if (s.chunks[0].data.bits.at(0) == RTLIL::State::S0) + fprintf(f, " %s", neg.c_str()); + else if (s.chunks[0].data.bits.at(0) == RTLIL::State::S1) + fprintf(f, " %s", pos.c_str()); + else + fprintf(f, " %s%d", ncpf.c_str(), nc_counter++); + } +} + +static void print_spice_module(FILE *f, RTLIL::Module *module, RTLIL::Design *design, std::string &neg, std::string &pos, std::string &ncpf, bool big_endian) +{ + SigMap sigmap(module); + int cell_counter = 0, conn_counter = 0, nc_counter = 0; + + for (auto &cell_it : module->cells) + { + RTLIL::Cell *cell = cell_it.second; + fprintf(f, "X%d", cell_counter++); + + std::vector port_sigs; + + if (design->modules.count(cell->type) == 0) + { + log("Warning: no (placeholder) module for cell type `%s' (%s.%s) found! Guessing order of ports.\n", + RTLIL::id2cstr(cell->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(cell->name)); + for (auto &conn : cell->connections) { + RTLIL::SigSpec sig = sigmap(conn.second); + port_sigs.push_back(sig); + } + } + else + { + RTLIL::Module *mod = design->modules.at(cell->type); + + std::vector ports; + for (auto wire_it : mod->wires) { + RTLIL::Wire *wire = wire_it.second; + if (wire->port_id == 0) + continue; + while (int(ports.size()) < wire->port_id) + ports.push_back(NULL); + ports.at(wire->port_id-1) = wire; + } + + for (RTLIL::Wire *wire : ports) { + log_assert(wire != NULL); + RTLIL::SigSpec sig(RTLIL::State::Sz, wire->width); + if (cell->connections.count(wire->name) > 0) { + sig = sigmap(cell->connections.at(wire->name)); + sig.extend(wire->width, false); + } + port_sigs.push_back(sig); + } + } + + for (auto &sig : port_sigs) { + for (int i = 0; i < sig.width; i++) { + RTLIL::SigSpec s = sig.extract(big_endian ? sig.width - 1 - i : i, 1); + log_assert(s.chunks.size() == 1 && s.chunks[0].width == 1); + print_spice_net(f, s, neg, pos, ncpf, nc_counter); + } + } + + fprintf(f, " %s\n", RTLIL::id2cstr(cell->type)); + } + + for (auto &conn : module->connections) + for (int i = 0; i < conn.first.width; i++) { + fprintf(f, "V%d", conn_counter++); + print_spice_net(f, conn.first.extract(i, 1), neg, pos, ncpf, nc_counter); + print_spice_net(f, conn.second.extract(i, 1), neg, pos, ncpf, nc_counter); + fprintf(f, " DC 0\n"); + } +} + +struct SpiceBackend : public Backend { + SpiceBackend() : Backend("spice", "write design to SPICE netlist file") { } + virtual void help() + { + // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| + log("\n"); + log(" write_spice [options] [filename]\n"); + log("\n"); + log("Write the current design to an SPICE netlist file.\n"); + log("\n"); + log(" -big_endian\n"); + log(" generate multi-bit ports in MSB first order \n"); + log(" (default is LSB first)\n"); + log("\n"); + log(" -neg net_name\n"); + log(" set the net name for constant 0 (default: Vss)\n"); + log("\n"); + log(" -pos net_name\n"); + log(" set the net name for constant 1 (default: Vdd)\n"); + log("\n"); + log(" -nc_prefix\n"); + log(" prefix for not-connected nets (default: _NC)\n"); + log("\n"); + log(" -top top_module\n"); + log(" set the specified module as design top module\n"); + log("\n"); + } + virtual void execute(FILE *&f, std::string filename, std::vector args, RTLIL::Design *design) + { + std::string top_module_name; + RTLIL::Module *top_module; + bool big_endian = false; + std::string neg = "Vss", pos = "Vdd", ncpf = "_NC"; + + log_header("Executing SPICE backend.\n"); + + size_t argidx; + for (argidx = 1; argidx < args.size(); argidx++) + { + if (args[argidx] == "-top" && argidx+1 < args.size()) { + top_module_name = args[++argidx]; + continue; + } + if (args[argidx] == "-big_endian") { + big_endian = true; + continue; + } + break; + } + extra_args(f, filename, args, argidx); + + fprintf(f, "\n"); + fprintf(f, "*************************************\n"); + fprintf(f, "* SPICE netlist, generated by Yosys *\n"); + fprintf(f, "*************************************\n"); + fprintf(f, "\n"); + fprintf(f, ".GLOBAL %s\n", neg.c_str()); + fprintf(f, ".GLOBAL %s\n", pos.c_str()); + fprintf(f, "\n"); + + for (auto module_it : design->modules) + { + RTLIL::Module *module = module_it.second; + if ((module->attributes.count("\\placeholder") > 0) > 0) + continue; + + if (module->processes.size() != 0) + log_error("Found unmapped processes in module %s: unmapped processes are not supported in EDIF backend!\n", RTLIL::id2cstr(module->name)); + if (module->memories.size() != 0) + log_error("Found munmapped emories in module %s: unmapped memories are not supported in EDIF backend!\n", RTLIL::id2cstr(module->name)); + + if (module->name == RTLIL::escape_id(top_module_name)) { + top_module = module; + continue; + } + + std::vector ports; + for (auto wire_it : module->wires) { + RTLIL::Wire *wire = wire_it.second; + if (wire->port_id == 0) + continue; + while (int(ports.size()) < wire->port_id) + ports.push_back(NULL); + ports.at(wire->port_id-1) = wire; + } + + fprintf(f, ".SUBCKT %s", RTLIL::id2cstr(module->name)); + for (RTLIL::Wire *wire : ports) { + log_assert(wire != NULL); + if (wire->width > 1) { + for (int i = 0; i < wire->width; i++) + fprintf(f, " %s[%d]", RTLIL::id2cstr(wire->name), big_endian ? wire->width - 1 - i : i); + } else + fprintf(f, " %s", RTLIL::id2cstr(wire->name)); + } + fprintf(f, "\n"); + print_spice_module(f, module, design, neg, pos, ncpf, big_endian); + fprintf(f, ".ENDS %s\n\n", RTLIL::id2cstr(module->name)); + } + + if (!top_module_name.empty()) { + if (top_module == NULL) + log_error("Can't find top module `%s'!\n", top_module_name.c_str()); + print_spice_module(f, top_module, design, neg, pos, ncpf, big_endian); + fprintf(f, "\n"); + } + + fprintf(f, "************************\n"); + fprintf(f, "* end of SPICE netlist *\n"); + fprintf(f, "************************\n"); + fprintf(f, "\n"); + } +} SpiceBackend; + diff --git a/techlibs/cmos/cmos_cells.lib b/techlibs/cmos/cmos_cells.lib new file mode 100644 index 000000000..1d7b8279c --- /dev/null +++ b/techlibs/cmos/cmos_cells.lib @@ -0,0 +1,32 @@ +library(demo) { + cell(NOT) { + area: 3; + pin(A) { direction: input; } + pin(Y) { direction: output; + function: "A'"; } + } + cell(NAND) { + area: 4; + pin(A) { direction: input; } + pin(B) { direction: input; } + pin(Y) { direction: output; + function: "(A*B)'"; } + } + cell(NOR) { + area: 4; + pin(A) { direction: input; } + pin(B) { direction: input; } + pin(Y) { direction: output; + function: "(A+B)'"; } + } + cell(DFF) { + area: 18; + ff(IQ, IQN) { clocked_on: C; + next_state: D; } + pin(C) { direction: input; + clock: true; } + pin(D) { direction: input; } + pin(Q) { direction: output; + function: "IQ"; } + } +} diff --git a/techlibs/cmos/cmos_cells.v b/techlibs/cmos/cmos_cells.v new file mode 100644 index 000000000..802f58718 --- /dev/null +++ b/techlibs/cmos/cmos_cells.v @@ -0,0 +1,23 @@ + +module NOT(A, Y); +input A; +output Y = ~A; +endmodule + +module NAND(A, B, Y); +input A, B; +output Y = ~(A & B); +endmodule + +module NOR(A, B, Y); +input A, B; +output Y = ~(A | B); +endmodule + +module DFF(C, D, Q); +input C, D; +output reg Q; +always @(posedge C) + Q <= D; +endmodule + diff --git a/techlibs/cmos/counter.v b/techlibs/cmos/counter.v new file mode 100644 index 000000000..72208bd80 --- /dev/null +++ b/techlibs/cmos/counter.v @@ -0,0 +1,12 @@ +module counter (clk, rst, en, count); + + input clk, rst, en; + output reg [3:0] count; + + always @(posedge clk) + if (rst) + count <= 4'd0; + else if (en) + count <= count + 4'd1; + +endmodule diff --git a/techlibs/cmos/counter.ys b/techlibs/cmos/counter.ys new file mode 100644 index 000000000..81430f681 --- /dev/null +++ b/techlibs/cmos/counter.ys @@ -0,0 +1,11 @@ + +read_verilog counter.v +read_verilog -lib cmos_cells.v + +proc;; memory;; techmap;; +dfflibmap -liberty cmos_cells.lib +abc -liberty cmos_cells.lib;; + +write_verilog synth.v +write_spice synth.sp + -- 2.30.2