projects
/
mesa.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
i965: force zero in clipper to ignore RTAIndex on sandybridge
2010-09-28
Zhenyu Wang
i965: force zero in clipper to ignore RTAIndex on sandybridge
commit
|
commitdiff
|
tree
2010-09-28
Zhenyu Wang
i965: Fix color interpolation on sandybridge
commit
|
commitdiff
|
tree
2010-09-28
Zhenyu Wang
i965: enable accumulator update in PS kernel too on...
commit
|
commitdiff
|
tree
2010-09-28
Zhenyu Wang
i965: new state dump for sandybridge
commit
|
commitdiff
|
tree
2010-09-28
Zhenyu Wang
i965: disasm quarter and write enable instruction control...
commit
|
commitdiff
|
tree
2010-09-28
Eric Anholt
i965: Add support for POW in gen6 FS.
commit
|
commitdiff
|
tree
2010-09-28
Eric Anholt
i965: Set up inputs to the fragment shader according...
commit
|
commitdiff
|
tree
2010-09-28
Eric Anholt
i965: Add support for attribute interpolation on Sandybridge.
commit
|
commitdiff
|
tree
2010-08-31
Zhenyu Wang
i965: fix depth test on sandybridge
Signed-off-by:
Zhenyu Wang
<zhenyuw@linux.intel.com>
commit
|
commitdiff
|
tree
2010-08-23
Zhenyu Wang
i965: Add sandybridge D0 pci ids
Signed-off-by:
Zhenyu Wang
<zhenyuw@linux.intel.com>
commit
|
commitdiff
|
tree
2010-04-21
Zhenyu Wang
intel: Add Sandybridge mobile chipset id
Signed-off-by:
Zhenyu Wang
<zhenyuw@linux.intel.com>
commit
|
commitdiff
|
tree
2010-04-21
Zhenyu Wang
intel: Clean up chipset name and gen num for Ironlake
Signed-off-by:
Zhenyu Wang
<zhenyuw@linux.intel.com>
commit
|
commitdiff
|
tree
2009-09-09
Zhenyu Wang
intel: add B43 chipset support
Signed-off-by:
Zhenyu Wang
<zhenyuw@linux.intel.com>
commit
|
commitdiff
|
tree