projects
/
gem5.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
cpu: Base dyn inst HTM flags getter
2020-09-08
Timothy Hayes
cpu: Base dyn inst HTM flags getter
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-08
Timothy Hayes
sim: Add HTM Generic Fault
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-08
Timothy Hayes
cpu: Add HTM ThreadContext API
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-08
Timothy Hayes
cpu: Add HTM ExecContext API
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-07
Timothy Hayes
mem: Add HTM fields to Request
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-07
Timothy Hayes
cpu: Add HTM CPU API
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-07
Timothy Hayes
cpu: Add HTM Instruction Flags
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-07
Timothy Hayes
cpu: Add HtmCpu DebugFlag
commit
|
commitdiff
|
tree
2020-09-02
Timothy Hayes
mem: Relax packet limit in packet queue
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-02
Timothy Hayes
arch: Add uReset helper to UPCState
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-09-02
Timothy Hayes
arch, mem: Initial Hardware Transactional Memory implementation
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Fix coding style in addressTranslation methods
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Check if PAC is implemented before executing...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Introduce HavePACExt helper
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Rewrite addressTranslation to use BitUnions
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Remove deadcode from AArch64 address translation
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Refactor Address Translation (AT) code
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Early checking if debug is enabled in TLB
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Rename SelfDebug member variables
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Remove setters from SoftwareStep
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Add Xen compilation to gen_arm_fs_files.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Remove dependency check
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Allow the short -j option in gen_arm_fs_files.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Change gen_arm_fs_files.py to allow selective...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Use isSecure variable for Stage2Lookup
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix physmem NS attribute in VMSAv8-32 descriptors
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: VSTTBR_EL2 doesn't contain a VMID field
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Disable HVC when SCR_EL3.HCE is 0
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix XN in TLB permissions
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix SoftwareStep::debugExceptionReturnSS
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
arch-arm: Reduce boilerplate when extracting SelfDebug...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
dev-arm: Fix <timer>_CTL_EL<x>.ISTATUS when masking...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Avoid code duplication in Pl111
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Relax size constraint on AMBA ID registers
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: generateBasicPioDeviceNode requiring an ArmInterruptPin
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Fix DTB autogen for HDLcd
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make the Sp805 use the new ArmInterruptPin...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Sp804 use the ArmInterruptPin
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make AmbaInt/DmaDevice use the ArmInterruptPin
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Pl011 UART use the ArmInterruptPin
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Introduce the active boolean for ArmInterruptPin
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive PPIs in GICv3
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive SPIs in GICv3
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Gicv3 maintenance interrupt never cleared
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Check for security attribute when writing...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Remove SPI/PPI range check in Gicv3 class
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-15
Giacomo Travaglini
arch-arm: AddressSize check on translateMmuOff for...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix coding style in self_debug.[cc, hh]
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Remove getters/setters from SelfDebug class
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix pmc == on SelfDebug
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Move breakpoint/watchpoint check out of the TLB
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Style fixes for src/dev/arm/gic_v2.hh
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Implement Level Sensitive PPIs in GICv2
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Use getIntConfig when reading/writing GICD_ICFGR
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Move GICv2 intConfig for consistency
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-07-07
Michiel W. van Tol
cpu-o3: Avoid passing ReExec 'faults' on CPU tracing...
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from results.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from main.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from configuration.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
sim: Fix -Werror=maybe-uninitialized in system.cc
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
arch-arm: Fix arm switcheroo regressions
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-22
Michiel W. van Tol
cpu: Use new InstRecord faulting flag in cpu models
commit
|
commitdiff
|
tree
2020-06-22
Michiel W. van Tol
sim: Add faulting flag to instruction tracing interface
commit
|
commitdiff
|
tree
2020-06-22
Giacomo Travaglini
scons: Add MARSHAL_XXFLAGS_EXTRA for the marshal object
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-19
Michiel W. van Tol
arch-arm: Add missing isFirstMicroop flags on uop sequences
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from runner.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from handlers.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from fixture.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from loader.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from helper.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from test_util.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove LogWrapper/TestLogWrapper from log.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Fix the MakeFixture setup
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Avoid specifying empty interfaces and embrace...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove sandbox module from testlib
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
tests: log_call is not returning any value
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-14
Giacomo Travaglini
tests: Use default None argument in makeArmSystem
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-06-08
Giacomo Travaglini
misc: Remove any reference to the ALPHA ISA
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-20
Michiel W. van Tol
python: Make DOT config generation optional
commit
|
commitdiff
|
tree
2020-05-14
Giacomo Travaglini
misc: Add Arm contributions to gem5-20 RELEASE-NOTES.md
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-12
Jason Lowe-Power
scons: Update python-config flags for python3.8
commit
|
commitdiff
|
tree
2020-05-12
Giacomo Travaglini
scons: Add readCommandWithReturn helper
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-11
Timothy Hayes
mem-ruby: MESI_Two_Level missing function compilation fix
commit
|
commitdiff
|
tree
2020-05-11
Timothy Hayes
mem-ruby: MOESI_CMP_directory sync fix
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: SVE instruction in EL1s cannot be trapped...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: CPTR.FPEN controlling SVE enablement
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: Remove checkSveTrap method
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
python: Manually convert float to int when using %x
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
util: Make cpt_upgraders python3 compatible
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
util: Port git hooks to python3
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-05-04
Giacomo Travaglini
arch-arm: Decode SEVL instruction for A32 and T32 IS
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-28
Giacomo Travaglini
configs: Do not require args.kernel to be set in baremetal.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-28
Giacomo Travaglini
sim, arch-arm: Restore capability of running without...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-27
Giacomo Travaglini
arch-arm: SVE instructions do not use AHP format
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-27
Giacomo Travaglini
arch-arm: Do not increment exponent if FPSCR.FZ in...
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Use workloads.py in baremetal.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Produce list of workload types in workloads.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Add an example workloads module
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-21
Giacomo Travaglini
configs: Add --machine-type option to baremetal.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
2020-04-21
Giacomo Travaglini
configs: Add --semi-path option to baremetal.py
Signed-off-by:
Giacomo Travaglini
<giacomo.travaglini@arm.com>
commit
|
commitdiff
|
tree
next