sim/riscv: fix JALR instruction simulation