2017-11-15 | dh73 | Fixed the -vout flag to -vqm in examples/intel directory |
commit | commitdiff | tree |
2017-11-09 | dh73 | Initial Cyclone 10 support |
commit | commitdiff | tree |
2017-11-09 | dh73 | Merge https://github.com/cliffordwolf/yosys |
commit | commitdiff | tree |
2017-11-09 | dh73 | Organizing Speedster file names |
commit | commitdiff | tree |
2017-10-02 | dh73 | Tested and working altsyncarm without init files |
commit | commitdiff | tree |
2017-10-01 | dh73 | Fixed wrong declaration in Verilog backend |
commit | commitdiff | tree |
2017-10-01 | dh73 | Adding Cyclone IV (E, GX), Arria 10, Cyclone V and... |
commit | commitdiff | tree |
2017-04-06 | dh73 | Add initial support for both MAX10 and Cyclone IV ... |
commit | commitdiff | tree |