2019-01-27 |
whitequark | write_verilog: write $tribuf cell as ternary.
|
commit | commitdiff | tree |
2019-01-27 |
whitequark | write_verilog: escape names that match SystemVerilog...
|
commit | commitdiff | tree |
2019-01-23 |
whitequark | proc_clean: fix critical typo.
|
commit | commitdiff | tree |
2019-01-18 |
whitequark | proc_clean: fix fully def check to consider compare...
|
commit | commitdiff | tree |
2019-01-14 |
whitequark | manual: document some gates.
|
commit | commitdiff | tree |
2019-01-14 |
whitequark | manual: explain $tribuf cell.
|
commit | commitdiff | tree |
2019-01-08 |
whitequark | flowmap: clean up terminology.
|
commit | commitdiff | tree |
2019-01-08 |
whitequark | flowmap: implement depth relaxation.
|
commit | commitdiff | tree |
2019-01-07 |
whitequark | bugpoint: new pass.
|
commit | commitdiff | tree |
2019-01-06 |
whitequark | flowmap: construct a max-volume max-flow min-cut, not...
|
commit | commitdiff | tree |
2019-01-04 |
whitequark | flowmap: add -minlut option, to allow postprocessing...
|
commit | commitdiff | tree |
2019-01-04 |
whitequark | flowmap: cleanup for clarity. NFCI.
|
commit | commitdiff | tree |
2019-01-04 |
whitequark | flowmap: improve debug graph output. NFC.
|
commit | commitdiff | tree |
2019-01-04 |
whitequark | flowmap: add link to longer version of paper. NFC.
|
commit | commitdiff | tree |
2019-01-03 |
whitequark | flowmap: new techmap pass.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_expr: improve simplification of comparisons with...
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | Fix typographical and grammatical errors and inconsistencies.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_lut: reflect changes in sigmap.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_lut: use a worklist, and revisit cells affected...
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_lut: count eliminated cells, and set opt.did_something...
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | synth_ice40: use 4-LUT coarse synthesis mode.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | synth: add k-LUT mode.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | synth: improve script documentation. NFC.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | cmp2lut: new techmap pass.
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_expr: refactor simplification of unsigned X<onehot...
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_expr: refactor simplification of signed X>=0 and...
|
commit | commitdiff | tree |
2019-01-02 |
whitequark | opt_expr: simplify any unsigned comparisons with all...
|
commit | commitdiff | tree |
2018-12-31 |
whitequark | opt_lut: eliminate LUTs evaluating to constants or...
|
commit | commitdiff | tree |
2018-12-23 |
whitequark | proc_clean: remove any empty cases if all cases use...
|
commit | commitdiff | tree |
2018-12-22 |
whitequark | proc_clean: remove any empty cases at the end of the...
|
commit | commitdiff | tree |
2018-12-21 |
whitequark | manual: make description of $meminit ports match reality.
|
commit | commitdiff | tree |
2018-12-21 |
whitequark | memory_collect: do not truncate 'x from \INIT.
|
commit | commitdiff | tree |
2018-12-20 |
whitequark | manual: fix typos.
|
commit | commitdiff | tree |
2018-12-20 |
whitequark | tcl: add support for passing arguments to scripts.
|
commit | commitdiff | tree |
2018-12-20 |
whitequark | manual: document $meminit cell and memory_* passes.
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | write_verilog: handle the $shift cell.
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | Update CHANGELOG.
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | read_ilang: allow slicing sigspecs.
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | select: print selection if a -assert-* flag causes...
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | write_verilog: add a missing newline.
|
commit | commitdiff | tree |
2018-12-16 |
whitequark | Add .editorconfig file.
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | write_verilog: correctly map RTLIL `sync init`.
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | equiv_opt: pass -D EQUIV when techmapping.
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | equiv_opt: new command, for verifying optimization...
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | opt_lut: leave intact LUTs with cascade feeding module...
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | opt_lut: show original truth table for both cells.
|
commit | commitdiff | tree |
2018-12-07 |
whitequark | opt_lut: add -limit option, for debugging misoptimizations.
|
commit | commitdiff | tree |
2018-12-06 |
whitequark | synth_ice40: split `map_gates` off `fine`.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | rename: add -src, for inferring names from source locations.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | lut2mux: handle 1-bit INIT constant in $lut cells.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: simplify type conversion. NFC.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | synth_ice40: add -noabc option, to use built-in LUT...
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | gate2lut: new techlib, for converting Yosys gates to...
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | Fix typo.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: add -dlogic, to avoid disturbing logic such...
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: always prefer to eliminate 1-LUTs.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: collect and display statistics.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: refactor to use a worker. NFC.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | synth_ice40: add -relut option, to run ice40_unlut...
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | opt_lut: new pass, to combine LUTs for tighter packing.
|
commit | commitdiff | tree |
2018-12-05 |
whitequark | Extract ice40_unlut pass from ice40_opt.
|
commit | commitdiff | tree |
2016-08-10 |
whitequark | synth_greenpak4: use attrmvcp to move LOC from wires...
|
commit | commitdiff | tree |
2016-07-12 |
whitequark | write_json: also write module attributes.
|
commit | commitdiff | tree |
2016-07-10 |
whitequark | greenpak4: add GP_COUNT{8,14}_ADV cells.
|
commit | commitdiff | tree |
|