2019-10-30 | Benjamin Herrenschmidt | simple_ram: Add pipelining support ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-30 | Benjamin Herrenschmidt | intercon: Generate stall signals for non-pipelined... ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-30 | Benjamin Herrenschmidt | wb_arbiter: Forward stall signals ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-30 | Benjamin Herrenschmidt | icache_tb: Initialize stop_mark ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-30 | Benjamin Herrenschmidt | wishbone: Add stall signal ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-30 | Benjamin Herrenschmidt | pp_uart: reformat ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | Reduce wishbone address size to 32-bit ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | Make it possible to change wishbone address size ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | dcache: Add testbench ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | insn: Simplistic implementation of icbi ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | insn: Implement isync instruction ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | icache & dcache: Fix store way variable ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | dcache: Cleanup (mostly cosmetic) ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | icache/dcache: Make both caches 32 lines, 2 ways ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | dcache: Introduce an extra cycle latency to make timing ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | dcache: Add a dcache ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | icache: Reduce simulation warnings ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | cache_ram: Add write-enables ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-23 | Benjamin Herrenschmidt | plru: Improve sensitivity list ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-18 | Benjamin Herrenschmidt | icache_tb: Improve test and include test file ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-16 | Benjamin Herrenschmidt | common: Reformat ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-16 | Benjamin Herrenschmidt | execute1: Remove mux on "write_data" and "rc" outputs ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-16 | Benjamin Herrenschmidt | crhelpers: Constraint "crnum" integer ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-16 | Benjamin Herrenschmidt | execute1: Reformat ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-16 | Benjamin Herrenschmidt | writeback: Remove a mux leg on data_in ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | icache: Set associative icache ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | plru: Add a simple PLRU module ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | fetch2: Remove blank line ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | icache: Use narrower block RAMs ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | fetch/icache: Fit icache in BRAM ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | fetch1: Simplify a bit ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-08 | Benjamin Herrenschmidt | icache: Reformat icache ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-03 | Benjamin Herrenschmidt | register_file: Move GPRs into distributed RAM ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-01 | Benjamin Herrenschmidt | debug/sim: Make connect/disconnect messages quieter ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-01 | Benjamin Herrenschmidt | Add MCRF instruction ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-10-01 | Benjamin Herrenschmidt | Implement absolute branches ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Improve PLL/MMCM clocks configuration ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Don't reset JTAG request register asynchronously ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Multiply needs to be 16 stages to fix all timing issues ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | corefile: Remove duplicate wishbone_debug_master ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | fpga: Arty A7's don't need multiple filesets ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | execute1: simplify flush_out ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Reformat fetch2 ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Move fetch2 <-> icache definitions ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Remove unused pipe_stop in Fetch1ToFetch2Type ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Fix PLL reset signal name in toplevel ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Simplify fetch1 ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Reformat fetch1 ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-30 | Benjamin Herrenschmidt | Update dependency ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Add distclean to Makefile ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | New C based JTAG debug tool ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Add core debug module ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Add jtag support in simulation via a socket ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Add DMI address decoder ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Wishbone debug module ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Add a debug (DMI) bus and a JTAG interface to it on... ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-20 | Benjamin Herrenschmidt | Use a 3 way WB arbiter and cleanup fpga toplevel ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Switch soc to use std_ulogic ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Share soc.vhdl between FPGA and sim ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Pass wishbone record to bram memory module ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Rework wishbone slave address decoding ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Move wishbone arbiter out of the core ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Re-indent and reformat soc.vhdl ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-10 | Benjamin Herrenschmidt | Split FPGA toplevel from soc ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-09 | Benjamin Herrenschmidt | decode1 array fix header ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-09 | Benjamin Herrenschmidt | Use simulated UART in core test bench ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-09 | Benjamin Herrenschmidt | Make sim poll non-blocking ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |
2019-09-09 | Benjamin Herrenschmidt | Add simulated UART design ...by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
commit | commitdiff | tree |