2021-12-28 |
jiawei | ld: Fix testcase errors due to -shared not support.
|
commit | commitdiff | tree |
2021-12-24 |
Nelson Chu | RISC-V: Rewrite the csr testcases.
|
commit | commitdiff | tree |
2021-12-24 |
Vineet Gupta | RISC-V: Hypervisor ext: support Privileged Spec 1.12 Reviewed-by: Nelson Chu <nelson.chu@sifive.com>
|
commit | commitdiff | tree |
2021-12-24 |
Vineet Gupta | RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1... Reviewed-by: Nelson Chu <nelson.chu@sifive.com>
|
commit | commitdiff | tree |
2021-12-22 |
jiawei | RISC-V: Update Scalar Crypto testcases.
|
commit | commitdiff | tree |
2021-12-16 |
Nelson Chu | RISC-V: Support svinval extension with frozen version...
|
commit | commitdiff | tree |
2021-12-14 |
Nelson Chu | RISC-V: Added ld testcases for the medlow and medany...
|
commit | commitdiff | tree |
2021-12-09 |
Nelson Chu | RISC-V: Clarify the behavior of .option arch directive.
|
commit | commitdiff | tree |
2021-11-30 |
Nelson Chu | RISC-V: The vtype immediate with more than the defined...
|
commit | commitdiff | tree |
2021-11-30 |
Nelson Chu | RISC-V: Dump vset[i]vli immediate as numbers once vsew...
|
commit | commitdiff | tree |
2021-11-22 |
Nelson Chu | RISC-V: Removed the redundant NULL pointer check in...
|
commit | commitdiff | tree |
2021-11-22 |
Nelson Chu | RISC-V: Replace .option rvc/norvc with .option arch...
|
commit | commitdiff | tree |
2021-11-22 |
Nelson Chu | RISC-V: PR28610, Fix ASAN heap-buffer-overflow error...
|
commit | commitdiff | tree |
2021-11-19 |
Nelson Chu | RISC-V: Support new .option arch directive.
|
commit | commitdiff | tree |
2021-11-19 |
Nelson Chu | RISC-V: Support STO_RISCV_VARIANT_CC and DT_RISCV_VARIANT_CC.
|
commit | commitdiff | tree |
2021-11-18 |
jiawei | RISC-V: Add testcases for z[fdq]inx
|
commit | commitdiff | tree |
2021-11-18 |
jiawei | RISC-V: Add instructions and operand set for z[fdq]inx
|
commit | commitdiff | tree |
2021-11-18 |
jiawei | RISC-V: Add mininal support for z[fdq]inx
|
commit | commitdiff | tree |
2021-11-17 |
Nelson Chu | RISC-V: Support rvv extension with released version... Nelson Chu <nelson.chu@sifive.com>
|
commit | commitdiff | tree |
2021-11-16 |
jiawei | RISC-V: Scalar crypto instruction and entropy source...
|
commit | commitdiff | tree |
2021-11-16 |
jiawei | RISC-V: Scalar crypto instructions and operand set.
|
commit | commitdiff | tree |
2021-11-16 |
jiawei | RISC-V: Minimal support of scalar crypto extension.
|
commit | commitdiff | tree |
2021-11-11 |
Nelson Chu | RISC-V: Dump objects according to the elf architecture...
|
commit | commitdiff | tree |
2021-11-04 |
Nelson Chu | RISC-V: Clarify the behavior of .option rvc or norvc.
|
commit | commitdiff | tree |
2021-10-27 |
Nelson Chu | RISC-V: Tidy riscv assembler and disassembler.
|
commit | commitdiff | tree |
2021-10-22 |
Lewis Revill | RISC-V: Added ld testcase for pcgp relaxation.
|
commit | commitdiff | tree |
2021-10-22 |
Lewis Revill | RISC-V: Don't separate pcgp relaxation to another relax...
|
commit | commitdiff | tree |
2021-10-07 |
Philipp Tomsich | RISC-V: Support aliases for Zbs instructions
|
commit | commitdiff | tree |
2021-10-07 |
Philipp Tomsich | RISC-V: Add support for Zbs instructions
|
commit | commitdiff | tree |
2021-10-07 |
Philipp Tomsich | RISC-V: Update extension version for Zb[abc] to 1.0.0
|
commit | commitdiff | tree |
2021-10-07 |
Philipp Tomsich | RISC-V: Split Zb[abc] into commented sections
|
commit | commitdiff | tree |
2021-09-28 |
Cooper Qu | RISC-V: Fix wrong version number when arch contains...
|
commit | commitdiff | tree |
2021-09-28 |
Nelson Chu | RISC-V: Allow to add numbers in the prefixed extension...
|
commit | commitdiff | tree |
2021-09-17 |
Nelson Chu | RISC-V: Merged extension string tables and their version...
|
commit | commitdiff | tree |
2021-09-13 |
Nelson Chu | RISC-V: Update the assembler insn testcase.
|
commit | commitdiff | tree |
2021-08-31 |
Nelson Chu | RISC-V: Extend .insn directive to support hardcode...
|
commit | commitdiff | tree |
2021-08-30 |
Nelson Chu | RISC-V: PR28291, Fix the gdb fails that PR27916 caused.
|
commit | commitdiff | tree |
2021-08-30 |
Nelson Chu | RISC-V: PR27916, Support mapping symbols.
|
commit | commitdiff | tree |
2021-07-20 |
Nelson Chu | RISC-V: Minor updates for architecture parser.
|
commit | commitdiff | tree |
2021-07-13 |
Nelson Chu | RISC-V: Enable elf attributes when default configure...
|
commit | commitdiff | tree |
2021-07-06 |
Nelson Chu | RISC-V: Fix the build broken with -Werror.
|
commit | commitdiff | tree |
2021-07-06 |
Kito Cheng | RISC-V: Add PT_RISCV_ATTRIBUTES and add it to PHDR.
|
commit | commitdiff | tree |
2021-06-22 |
Nelson Chu | RISC-V: Clarify the addends of pc-relative access.
|
commit | commitdiff | tree |
2021-06-11 |
Nelson Chu | RISC-V: Update the riscv_opts.[rvc|rve] in the riscv_set_arch.
|
commit | commitdiff | tree |
2021-05-31 |
Nelson Chu | RISC-V: PR27566, Do not relax when data segment phase... 2021-05-31 Nelson Chu <nelson.chu@sifive.com>
|
commit | commitdiff | tree |
2021-05-26 |
Nelson Chu | RISC-V: Allow to link the objects with unknown prefixed...
|
commit | commitdiff | tree |
2021-05-24 |
Nelson Chu | RISC-V: PR25212, Report errors for invalid march and...
|
commit | commitdiff | tree |
2021-05-18 |
Job Noorman | RISC-V: PR27814, Objdump crashes when disassembling...
|
commit | commitdiff | tree |
2021-05-14 |
Nelson Chu | RISC-V: Check the overflow for %pcrel_lo addend more...
|
commit | commitdiff | tree |
2021-05-13 |
Nelson Chu | RISC-V: Record implicit subsets in a table, to avoid...
|
commit | commitdiff | tree |
2021-04-16 |
Nelson Chu | RISC-V: PR27436, make operand C> work the same as >.
|
commit | commitdiff | tree |
2021-04-16 |
Nelson Chu | Update the ChangeLog, and add the missing entries.
|
commit | commitdiff | tree |
2021-04-15 |
Nelson Chu | RISC-V: PR27584, surpress local and empty name symbols...
|
commit | commitdiff | tree |
2021-04-13 |
Nelson Chu | RISC-V: Don't report the mismatched version warning...
|
commit | commitdiff | tree |
2021-04-12 |
Nelson Chu | RISC-V: The version of i-ext should be RISCV_UNKNOWN_VERSION...
|
commit | commitdiff | tree |
2021-04-12 |
Nelson Chu | RISC-V: Add i-ext as the implicit extension when e...
|
commit | commitdiff | tree |
2021-04-12 |
Nelson Chu | RISC-V: Support to parse the multi-letter prefix in...
|
commit | commitdiff | tree |
2021-03-11 |
Nelson Chu | RISC-V: Improve multiple relax passes problem.
|
commit | commitdiff | tree |
2021-02-19 |
Nelson Chu | RISC-V: PR27158, fixed UJ/SB types and added CSS/CL...
|
commit | commitdiff | tree |
2021-02-18 |
Nelson Chu | RISC-V: Add bfd/cpu-riscv.h to support all spec versions...
|
commit | commitdiff | tree |
2021-02-17 |
Nelson Chu | RISC-V: PR27200, allow the first input non-ABI binary...
|
commit | commitdiff | tree |
2021-02-05 |
Nelson Chu | RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.
|
commit | commitdiff | tree |
2021-02-05 |
Nelson Chu | RISC-V: PR27348, Remove obsolete Xcustom support.
|
commit | commitdiff | tree |
2021-02-04 |
Nelson Chu | RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.
|
commit | commitdiff | tree |
2021-01-19 |
Nelson Chu | ld: Just xfail riscv little endian targets for compressed1d...
|
commit | commitdiff | tree |
2021-01-15 |
Nelson Chu | RISC-V: Fixed the indent that caused by the previous...
|
commit | commitdiff | tree |
2021-01-15 |
Nelson Chu | RISC-V: Indent and GNU coding standards tidy, also...
|
commit | commitdiff | tree |
2021-01-15 |
Nelson Chu | RISC-V: Error and warning messages tidy.
|
commit | commitdiff | tree |
2021-01-15 |
Nelson Chu | RISC-V: Comments tidy and improvement.
|
commit | commitdiff | tree |
2021-01-07 |
Philipp Tomsich | RISC-V: Add pause hint instruction.
|
commit | commitdiff | tree |
2021-01-07 |
Marcus Comstedt | ld: xfail riscv64*-*-* for ld-scripts/empty-address...
|
commit | commitdiff | tree |
2021-01-07 |
Claire Xenia Wolf | RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructio... Nelson Chu <nelson.chu@sifive.com>
|
commit | commitdiff | tree |
2021-01-06 |
Marcus Comstedt | RISC-V: Mention -mbig-endian and -mlittle-endian in doc
|
commit | commitdiff | tree |
2021-01-06 |
Marcus Comstedt | RISC-V: Fix riscv gas/ld testsuites failures for big...
|
commit | commitdiff | tree |
2021-01-06 |
Marcus Comstedt | RISC-V: Implement support for big endian targets.
|
commit | commitdiff | tree |
2021-01-05 |
Nelson Chu | RISC-V: Ouput __global_pointer$ as dynamic symbol when...
|
commit | commitdiff | tree |
2021-01-04 |
Nelson Chu | RISC-V: Fix the merged orders of Z* extension for linker.
|
commit | commitdiff | tree |
2020-12-10 |
Nelson Chu | RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.
|
commit | commitdiff | tree |
2020-12-10 |
Nelson Chu | RISC-V: Dump CSR according to the elf privileged spec...
|
commit | commitdiff | tree |
2020-12-10 |
Nelson Chu | RISC-V: Control fence.i and csr instructions by zifencei...
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Fix the order checking for Z* extension.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Support to add implicit extensions for G.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Support to add implicit extensions.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Improve the version parsing for arch string.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Remove the unimplemented extensions.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Add zifencei and prefixed h class extensions.
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Don't allow any uppercase letter in the arch...
|
commit | commitdiff | tree |
2020-12-01 |
Nelson Chu | RISC-V: Minor cleanup and testcases improvement for...
|
commit | commitdiff | tree |
2020-11-21 |
Nelson Chu | RISC-V: Relax PCREL to GPREL while doing other relaxations...
|
commit | commitdiff | tree |
2020-11-09 |
Nelson Chu | RISC-V: Update ABI to the elf_flags after parsing elf...
|
commit | commitdiff | tree |
2020-10-20 |
Nelson Chu | binutils: Add myself as RISC-V co-maintainer.
|
commit | commitdiff | tree |
2020-10-16 |
Nelson Chu | RISC-V: Fix that IRELATIVE relocs may be inserted to...
|
commit | commitdiff | tree |
2020-10-16 |
Nelson Chu | RISC-V: Support GNU indirect functions.
|
commit | commitdiff | tree |
2020-09-03 |
Nelson Chu | RISC-V: Minor cleanup and typos when merging elf attributes.
|
commit | commitdiff | tree |
2020-09-03 |
Nelson Chu | RISC-V: Report warnings rather than errors for the...
|
commit | commitdiff | tree |
2020-09-03 |
Kito Cheng | RISC-V: Improve the error message for the mis-matched...
|
commit | commitdiff | tree |
2020-08-28 |
Nelson Chu | RISC-V: Treat R_RISCV_CALL and R_RISCV_CALL_PLT as...
|
commit | commitdiff | tree |
2020-06-30 |
Nelson Chu | RISC-V: Support debug and float CSR as the unprivileged...
|
commit | commitdiff | tree |
2020-06-30 |
Nelson Chu | RISC-V: Cleanup the include/opcode/riscv-opc.h.
|
commit | commitdiff | tree |
2020-06-23 |
Nelson Chu | RISC-V: Generate ELF priv attributes if priv instruction...
|
commit | commitdiff | tree |
next |