projects
/
gem5.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
misc: string.join has been removed in python3
2020-01-03
Giacomo Gabrielli
cpu: Fix issue with MinorCPU predicated-false mem....
commit
|
commitdiff
|
tree
2019-11-11
Giacomo Gabrielli
arch-arm: Provide SVE support to the TarmacParser
Reviewed-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-10-30
Giacomo Gabrielli
cpu-o3: Fix handling of some mem. order violations
commit
|
commitdiff
|
tree
2019-05-31
Giacomo Gabrielli
arch-arm: Treat SVE prefetch instructions as no-ops
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-30
Giacomo Gabrielli
arch-arm: Add initial support for SVE gather/scatter...
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-30
Giacomo Gabrielli
arch: Add include guards to auto-gen. decode header
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-30
Giacomo Gabrielli
cpu-o3: Add support for pinned writes
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-28
Giacomo Gabrielli
cpu: Remove assert causing issues with x86 Linux boot
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-11
Giacomo Gabrielli
arch-arm: Add initial support for SVE contiguous loads...
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-11
Giacomo Gabrielli
cpu,mem: Add support for partial loads/stores and wide...
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-05-11
Giacomo Gabrielli
cpu: Add a memory access predicate
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-03-14
Giacomo Gabrielli
arch-arm,cpu: Add initial support for Arm SVE
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2019-02-19
Giacomo Gabrielli
cpu: Add ISA* getter in Thread interface
commit
|
commitdiff
|
tree
2019-01-30
Giacomo Gabrielli
arch,cpu: Add vector predicate registers
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2018-12-03
Giacomo Gabrielli
base: Add type alias for raw pointer in RefCountingPtr
Signed-off-by:
Giacomo Gabrielli
<giacomo.gabrielli@arm.com>
commit
|
commitdiff
|
tree
2018-08-10
Giacomo Gabrielli
arm: Add support for RCpc load-acquire instructions...
commit
|
commitdiff
|
tree
2015-05-26
Giacomo Gabrielli
arm: Implement some missing syscalls (SE mode)
commit
|
commitdiff
|
tree
2015-05-05
Giacomo Gabrielli
arm: enable DCZVA by default in SE mode
commit
|
commitdiff
|
tree
2015-03-02
Giacomo Gabrielli
arm: Remove unnecessary dependencies between AArch64...
commit
|
commitdiff
|
tree
2014-01-24
Giacomo Gabrielli
cpu: Add support for Memory+Barrier instruction types...
commit
|
commitdiff
|
tree
2014-01-24
Giacomo Gabrielli
mem: Add flag to request if it was generated by a...
commit
|
commitdiff
|
tree
2014-01-24
Giacomo Gabrielli
mem: Add support for a security bit in the memory system
commit
|
commitdiff
|
tree
2012-03-01
Giacomo Gabrielli
ARM: fix bits-to-fp conversion function declarations.
commit
|
commitdiff
|
tree
2011-08-19
Giacomo Gabrielli
O3: Squash the violator and younger instructions instead...
commit
|
commitdiff
|
tree
2011-07-15
Giacomo Gabrielli
O3: Create a pipeline activity viewer for the O3 CPU...
commit
|
commitdiff
|
tree
2011-02-23
Giacomo Gabrielli
ARM: NEON instruction templates modified to set the...
commit
|
commitdiff
|
tree
2011-02-12
Giacomo Gabrielli
O3: Fix pipeline restart when a table walk completes...
commit
|
commitdiff
|
tree
2011-02-12
Giacomo Gabrielli
O3: Fix a few bugs in the TableWalker object.
commit
|
commitdiff
|
tree
2011-02-12
Giacomo Gabrielli
O3: Enhance data address translation by supporting...
commit
|
commitdiff
|
tree
2010-12-08
Giacomo Gabrielli
O3: Make all instructions that write a misc. register...
commit
|
commitdiff
|
tree
2010-11-15
Giacomo Gabrielli
CPU/ARM: Add SIMD op classes to CPU models and ARM...
commit
|
commitdiff
|
tree