radeonsi: remove TC L2 cache flush for index buffers on VI