git.libre-soc.org Git - yosys.git/search

2017-02-13	Clifford Wolf	Do not fix port widths on any blackbox instances	commit \| commitdiff \| tree
2017-02-13	Clifford Wolf	Fix techmap for inout ports connected to inout ports	commit \| commitdiff \| tree
2017-02-12	Clifford Wolf	Do not eagerly fix port widths on parameterized cells	commit \| commitdiff \| tree
2017-02-12	Clifford Wolf	Add "yosys -w" for suppressing warnings	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Add support for verific mem initialization	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Fix another stupid bug in the same line	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Add verific support for initialized variables	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Improve handling of Verific warnings and error messages	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Fix extremely stupid typo	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Add log_wire() API	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Fixed some "used uninitialized" warnings in opt_expr	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Evaluate all the $(shell ...) stuff for CXXFLAGS et...	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Merge branch 'stv0g-master'	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Make MacOS Makefile stuff more compact	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Merge branch 'master' of https://github.com/stv0g/yosys...	commit \| commitdiff \| tree
2017-02-11	Clifford Wolf	Add optimization of (a && 1'b1) and (a \|\| 1'b0)	commit \| commitdiff \| tree
2017-02-09	Clifford Wolf	Fix handling of init attributes with strange width	commit \| commitdiff \| tree
2017-02-09	Clifford Wolf	Add checker support to verilog front-end	commit \| commitdiff \| tree
2017-02-09	Clifford Wolf	Add "rand" and "rand const" verific support	commit \| commitdiff \| tree
2017-02-08	Clifford Wolf	Add SV "rand" and "const rand" support	commit \| commitdiff \| tree
2017-02-08	Clifford Wolf	Add PSL parser mode to verific front-end	commit \| commitdiff \| tree
2017-02-06	Clifford Wolf	Add "read_blif -wideports"	commit \| commitdiff \| tree
2017-02-05	Clifford Wolf	Fix undef propagation bug in $pmux SAT model	commit \| commitdiff \| tree
2017-02-05	Clifford Wolf	Update ABC to hg rev a2fcd1cc61a6	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Add assert check in "yosys-smtbmc -c"	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Improve yosys-smtbmc cover() support	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Partially implement cover() support in yosys-smtbmc	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Further improve cover() support	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Add $cover cell type and SVA cover() support	commit \| commitdiff \| tree
2017-02-04	Clifford Wolf	Add assert/assume support to verific front-end	commit \| commitdiff \| tree
2017-02-01	Clifford Wolf	Update ABC to hg rev fe96921e5d50	commit \| commitdiff \| tree
2017-02-01	Clifford Wolf	Update ABC scripts to use "&nf" instead of "map"	commit \| commitdiff \| tree
2017-01-31	Clifford Wolf	Merge branch 'C-Elegans-opt_compare_pr'	commit \| commitdiff \| tree
2017-01-31	Clifford Wolf	Fix indenting and log messages in code merged from...	commit \| commitdiff \| tree
2017-01-31	Clifford Wolf	Merge branch 'opt_compare_pr' of https://github.com...	commit \| commitdiff \| tree
2017-01-31	Clifford Wolf	Improve opt_rmdff support for $dlatch cells	commit \| commitdiff \| tree
2017-01-30	Clifford Wolf	Add "yosys-smtbmc --aig <aim_filename>:<aiw_filename...	commit \| commitdiff \| tree
2017-01-30	Clifford Wolf	Add $ff and $_FF_ support to equiv_simple	commit \| commitdiff \| tree
2017-01-28	Clifford Wolf	Add "yosys-smtbmc --aig-noheader" and AIGER mem init...	commit \| commitdiff \| tree
2017-01-26	Clifford Wolf	Be more conservative with merging large cells into...	commit \| commitdiff \| tree
2017-01-26	Clifford Wolf	Add warnings for quickly growing FSM table size in...	commit \| commitdiff \| tree
2017-01-26	Clifford Wolf	Merge branch 'master' of github.com:cliffordwolf/yosys	commit \| commitdiff \| tree
2017-01-25	Clifford Wolf	Fix RTLIL::Memory::start_offset initialization	commit \| commitdiff \| tree
2017-01-17	Clifford Wolf	Add "enum" and "typedef" lexer support	commit \| commitdiff \| tree
2017-01-15	Clifford Wolf	Fix bug in AstNode::mem2reg_as_needed_pass2()	commit \| commitdiff \| tree
2017-01-11	Clifford Wolf	Fix $initstate handling bug in yosys-smtbmc	commit \| commitdiff \| tree
2017-01-11	Clifford Wolf	Update ABC to hg id f8cadfe3861f	commit \| commitdiff \| tree
2017-01-08	Clifford Wolf	Updated ABC to hg id 38b26a543f1d	commit \| commitdiff \| tree
2017-01-05	Clifford Wolf	Fixed handling of local memories in functions	commit \| commitdiff \| tree
2017-01-04	Clifford Wolf	Added "check -initdrv"	commit \| commitdiff \| tree
2017-01-04	Clifford Wolf	Added handling of local memories and error for local...	commit \| commitdiff \| tree
2017-01-04	Clifford Wolf	Implicitly set "yosys-smtbmc --noprogress" on windows	commit \| commitdiff \| tree
2017-01-04	Clifford Wolf	Fixed typo in tests/simple/arraycells.v	commit \| commitdiff \| tree
2017-01-04	Clifford Wolf	Fixed "yosys-smtbmc --noprogress"	commit \| commitdiff \| tree
2017-01-03	Clifford Wolf	Added Verilog $rtoi and $itor support	commit \| commitdiff \| tree
2017-01-02	Clifford Wolf	Handle "always 1" like "always -1" in .smtc files	commit \| commitdiff \| tree
2017-01-01	Clifford Wolf	Added cell port resizing to hierarchy pass	commit \| commitdiff \| tree
2016-12-31	Clifford Wolf	Updated ABC to hg id 55cd83f432c0	commit \| commitdiff \| tree
2016-12-31	Clifford Wolf	Bugfix in RTLIL::SigSpec::remove2()	commit \| commitdiff \| tree
2016-12-29	Clifford Wolf	Updated ABC to hg id 8c6a635f7a20	commit \| commitdiff \| tree
2016-12-29	Clifford Wolf	Improved write_json help message	commit \| commitdiff \| tree
2016-12-26	Clifford Wolf	Updated ABC to hg id f591c081d5e7	commit \| commitdiff \| tree
2016-12-23	Clifford Wolf	Simplified log_spacer() code	commit \| commitdiff \| tree
2016-12-22	Clifford Wolf	Added "yosys -W regex"	commit \| commitdiff \| tree
2016-12-21	Clifford Wolf	Added AIGER back-end to automatic back-end detection	commit \| commitdiff \| tree
2016-12-21	Clifford Wolf	Updated ABC to hg rev a4872e22c646	commit \| commitdiff \| tree
2016-12-21	Clifford Wolf	Updated ABC to hg rev 8bab2eedbba4	commit \| commitdiff \| tree
2016-12-15	Clifford Wolf	Added "verilog_defines" command	commit \| commitdiff \| tree
2016-12-13	Clifford Wolf	Bugfix in comment handling	commit \| commitdiff \| tree
2016-12-11	Clifford Wolf	Added $anyconst support to AIGER back-end	commit \| commitdiff \| tree
2016-12-11	Clifford Wolf	Merge branch 'LSS-USP-unit-test-structure'	commit \| commitdiff \| tree
2016-12-11	Clifford Wolf	Some minor CodingReadme changes in unit test section	commit \| commitdiff \| tree
2016-12-11	Clifford Wolf	Build hotfix in tests/unit/Makefile	commit \| commitdiff \| tree
2016-12-03	Clifford Wolf	Added $assert/$assume support to AIGER back-end	commit \| commitdiff \| tree
2016-12-03	Clifford Wolf	Improved yosys-smtbmc default -t/--assume-skipped for...	commit \| commitdiff \| tree
2016-12-01	Clifford Wolf	Updated ABV to hg rev 8b555d9e67cf	commit \| commitdiff \| tree
2016-12-01	Clifford Wolf	Added examples/aiger/	commit \| commitdiff \| tree
2016-12-01	Clifford Wolf	Added "yosys-smtbmc --aig"	commit \| commitdiff \| tree
2016-12-01	Clifford Wolf	Added support for partially initialized regs to smt2...	commit \| commitdiff \| tree
2016-12-01	Clifford Wolf	Added "write_aiger -zinit -symbols -vmap"	commit \| commitdiff \| tree
2016-11-30	Clifford Wolf	Added "write_aiger" command	commit \| commitdiff \| tree
2016-11-30	Clifford Wolf	Added "design -reset-vlog"	commit \| commitdiff \| tree
2016-11-29	Clifford Wolf	Improved equiv_purge log output	commit \| commitdiff \| tree
2016-11-28	Clifford Wolf	Bugfix in smt2 back-end for pure checker modules	commit \| commitdiff \| tree
2016-11-28	Clifford Wolf	Added support for macros as include file names	commit \| commitdiff \| tree
2016-11-28	Clifford Wolf	Bugfix in "read_verilog -D NAME=VAL" handling	commit \| commitdiff \| tree
2016-11-27	Clifford Wolf	Removed shebang line from smtio.py, fixes #279	commit \| commitdiff \| tree
2016-11-23	Clifford Wolf	Added wire start_offset and upto handling BLIF back-end	commit \| commitdiff \| tree
2016-11-23	Clifford Wolf	Added wire start_offset and upto handling to splitnets cmd	commit \| commitdiff \| tree
2016-11-22	Clifford Wolf	Added "yosys-smtbmc --append"	commit \| commitdiff \| tree
2016-11-19	Clifford Wolf	Improved ABC default scripts	commit \| commitdiff \| tree
2016-11-18	Clifford Wolf	More progress in FIRRTL back-end	commit \| commitdiff \| tree
2016-11-17	Clifford Wolf	Progress in FIRRTL back-end	commit \| commitdiff \| tree
2016-11-17	Clifford Wolf	Added first draft of FIRRTL back-end	commit \| commitdiff \| tree
2016-11-16	Clifford Wolf	Cleanups and fixed in write_verilog regarding reg init	commit \| commitdiff \| tree
2016-11-15	Clifford Wolf	Added support for hierarchical defparams	commit \| commitdiff \| tree
2016-11-15	Clifford Wolf	Remember global declarations and defines accross read_verilo...	commit \| commitdiff \| tree
2016-11-09	Clifford Wolf	Minor bugfix in submod	commit \| commitdiff \| tree
2016-11-08	Clifford Wolf	Progress in examples/gowin/	commit \| commitdiff \| tree
2016-11-08	Clifford Wolf	Indenting fixes in gowin sim cell lib	commit \| commitdiff \| tree
next

RSS Atom