projects / gem5.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
ext: testlib loading tests from multiple directories
2021-02-02 Giacomo Travagliniext: testlib loading tests from multiple directories
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-29 Giacomo Travagliniconfigs: Use MmioVirtIO for disk image in baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-27 Giacomo Travaglinidev: Fix reset of virtio devices
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm: Instantiate Generic Watchdog in Foundation...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm: Implement Generic Watchdog
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm: A SystemCounterListener doesn't have to be...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm: Add a PL111 to the VExpress_GEM5_Foundation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm: Add a fake SP810 to the VExpress_GEM5_Foundation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinisystem-arm: Enabled HDLcd by default in DTS
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-26 Giacomo Travaglinidev-arm, system-arm: Remove HDLcd from VExpress_GEM5_VX...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-25 Giacomo Travaglinisystem-arm: Move display node into a shared DTS file
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-25 Giacomo Travagliniarch-arm: Add set_reg_idx_arr to SveStructMemSIMicroopDeclare
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-23 Giacomo Travagliniarch-arm: Fix Compare and Swap Pair instructions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-19 Giacomo Travaglinitests: Fix syntax error in cpu_tests/test.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-18 Giacomo Travagliniarch-arm: dtb_addr is already encoding the loadAddrOffset
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2021-01-07 Giacomo Travagliniconfigs: Remove default bootscript option for fs_bigLITTLE.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-12-08 Giacomo Travaglinicpu: MinorCPU not updating cycle counter value
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-12-03 Giacomo Travaglinicpu, sim: Remove unused System::totalNumInst
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-27 Giacomo Travagliniutil: Port util to python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-25 Giacomo Travagliniarch-arm: VSTCR_EL2/VSTTBR_EL2 accessible in secure...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-25 Giacomo Travagliniarch-arm: Add SECURE_RD/WR flags to miscRegInfo
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-25 Giacomo Travaglinidev: -Wdeprecated-copy not available on all supported...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-20 Giacomo Travaglinipython: Remove SortedDict from python utilities
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-20 Giacomo Travagliniscons, python: Remove SmartDict from python utilities
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-20 Giacomo Travaglinipython: Fix toBool converter
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-19 Giacomo Travaglinifastmodel: Replace xrange with range to be python3...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-19 Giacomo Travaglinifastmodel: Use BaseMMU in the CortexR52 wrapper
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-09 Giacomo Travaglinitests: Add realview64-kvm.py test to quick regressions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-09 Giacomo Travaglinitests: Add realview64-kvm.py testing platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-09 Giacomo Travaglinitests: Update guest binaries used by regressions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-03 Giacomo Travagliniarch-arm: Do not use _flushMva for TLBI IPA
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-03 Giacomo Travagliniarch-arm: TlbEntry flush to be considered as functional...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-03 Giacomo Travagliniarch-arm: Fix implementation of TLBI_VMALL instructions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-03 Giacomo Travagliniarch-arm: Add el2Enabled cached variable
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-03 Giacomo Travaglinicpu, fastmodel: Remove the old getDTBPtr/getITBPtr...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinidev-arm: Instantiate SCMI in VExpress_GEM5 platforms
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinidev-arm: SCMI Implementation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinidev-arm: Implement Arm MHU (Message Handling Unit)
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinitests: System is expecting a kvm_vm param for KvmVM
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinikvm, arm: Add parameter to force simulation of Gicv2
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinidev-arm: Add doorbell interface class
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-11-02 Giacomo Travaglinidev-arm: Define a ParentMem object for DTB autogen
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-27 Giacomo Travaglinisim: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-27 Giacomo Travagliniarch-x86: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-27 Giacomo Travagliniarch-sparc: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-27 Giacomo Travagliniarch-riscv: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-26 Giacomo Travaglinimem: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-23 Giacomo Travagliniarch-arm: Fix implementation of TLBI ALLEx instructions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-23 Giacomo Travagliniarch-arm: Rewrite the TLB flushing interface
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-23 Giacomo Travagliniarch-arm: Reimplement TLB::flushAll
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-23 Giacomo Travagliniarch-arm: TLBIALL/TLBIASID/TLBIMVA base classes for...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-21 Giacomo Travagliniarch: Use getTlb in BaseMMU to reduce boilerplate
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-21 Giacomo Travagliniarch-arm: Replace any getDTBPtr/getITBPtr usage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-21 Giacomo Travaglinicpu: Remove unused demapInstPage and demapDataPage
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-21 Giacomo Travaglinimisc: BaseCPU using ArchMMU instead of ArchDTB/ArchITB
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-20 Giacomo Travaglinidev-arm: Adding a SRAM in VExpress_GEM5_V1
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travagliniarch-arm: Implement ArmPMU DTB generation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travaglinidev: Use generateFdtProperty in the PioDevice
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travaglinidev-arm: Use generateFdtProperty in the GenericTimer
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travaglinidev-arm: Automate FdtProperty generation with ArmInterruptPin
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travaglinidev-arm, fastmodel: Rewrite Gic.interruptCells
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-17 Giacomo Travaglinidev-arm: Define ArmInterruptType
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-15 Giacomo Travagliniconfigs: Remove dangling reference to bus port in devices.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-08 Giacomo Travagliniarch-arm: Default ArmSystem to AArch64
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-07 Giacomo Travaglinifastmodel: Add IrisMMU model
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-10-07 Giacomo Travagliniarch: Add generic BaseMMU
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-30 Giacomo Travaglinicpu: Never use a empty byteEnable
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-30 Giacomo Travagliniarch-x86: Add byteEnable mask in x86 memhelpers
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-30 Giacomo Travagliniarch-arm: Using new "raw" memhelpers
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-30 Giacomo Travagliniarch: Add raw read/writeMem helpers
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-30 Giacomo Travagliniarch: Do value-initialization for MemOperand
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-29 Timothy Hayesarch-arm: Instantiate a single HTM checkpoint at ISA...
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-29 Timothy Hayescpu: Allow storing an invalid HTM checkpoint
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-29 Giacomo Travagliniext: Add timing indications to every TestCase
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-25 Richard Cooperext: Monkeypatch os.waitpid to extract CPU time from...
commit | commitdiff | tree
2020-09-22 Giacomo Travaglinidev-arm: Implement GICv4.1 GICD_TYPER2 as RES0
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-22 Giacomo Travagliniarch-arm: TLBI ALLE2IS should broadcast to the IS domain
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-13 Giacomo Travagliniarch-arm: Fix ArmISA namespace requirement for Arm KVM
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-09 Giacomo Travagliniarch-arm: Fix ArmISA namespace requirement for TME...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayescpu: HTM Implementation for O3CPU
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayescpu: HTM Implementation for TimingCPU
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayesmem-ruby: HTM mem implementation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayesmem: Add HTM fields to the Packet object
 commit | commitdiff | tree
2020-09-08 Timothy Hayescpu: Base dyn inst HTM flags getter
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayessim: Add HTM Generic Fault
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayescpu: Add HTM ThreadContext API
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-08 Timothy Hayescpu: Add HTM ExecContext API
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-07 Timothy Hayesmem: Add HTM fields to Request
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-07 Timothy Hayescpu: Add HTM CPU API
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-07 Timothy Hayescpu: Add HTM Instruction Flags
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-07 Timothy Hayescpu: Add HtmCpu DebugFlag
 commit | commitdiff | tree
2020-09-02 Timothy Hayesmem: Relax packet limit in packet queue
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-02 Timothy Hayesarch: Add uReset helper to UPCState
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-09-02 Timothy Hayesarch, mem: Initial Hardware Transactional Memory implementation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-28 Giacomo Travagliniarch-arm: Fix coding style in addressTranslation methods
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-28 Giacomo Travagliniarch-arm: Check if PAC is implemented before executing...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-28 Giacomo Travagliniarch-arm: Introduce HavePACExt helper
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-26 Giacomo Travagliniarch-arm: Rewrite addressTranslation to use BitUnions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-26 Giacomo Travagliniarch-arm: Remove deadcode from AArch64 address translation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-08-26 Giacomo Travagliniarch-arm: Refactor Address Translation (AT) code
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
next