git.libre-soc.org Git - gem5.git/search

2010-08-26	Gene WU	ARM: Seperate the queues of L1 and L2 walker states.	commit \| commitdiff \| tree
2010-08-26	Gene WU	ARM: Use fewer micro-ops for register update loads...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Implement DBG instruction that doesn't do much...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	MEM: Make CLREX a first class request operation and...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Make sure that software prefetch instructions...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Don't write tracedata on writes, it might have...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Implement CLREX init/complete acc methods	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Fix Uncachable TLB requests and decoding of xn bit	commit \| commitdiff \| tree
2010-08-23	Gene Wu	Devices: Allow a device to specify that a request is...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: For non-cachable accesses set the UNCACHABLE flag	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Implement DSB, DMB, ISB	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Get SCTLR TE bit from reset SCTLR	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Implement CLREX	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: BX instruction can be contitional if last instruction...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: DFSR status value for sync external data abort...	commit \| commitdiff \| tree
2010-08-23	Gene Wu	ARM: Temporary local variables can't conflict with...	commit \| commitdiff \| tree

RSS Atom