projects / yosys.git / search
| 2019-05-31 | Maciej Kurc | Added support for parsing attributes on port connections. Signed-off-by: Maciej Kurc <mkurc@antmicro.com> |
commit | commitdiff | tree |
| 2019-05-16 | Maciej Kurc | Added tests for Verilog frontent for attributes on... Signed-off-by: Maciej Kurc <mkurc@antmicro.com> |
commit | commitdiff | tree |
| 2019-05-16 | Maciej Kurc | Added support for parsing attributes on parameters... Signed-off-by: Maciej Kurc <mkurc@antmicro.com> |
commit | commitdiff | tree |