git.libre-soc.org Git - mesa.git/search

2017-12-06	Jose Maria Casanova...	i965/fs: Optimize 16-bit SSBO stores by packing two... Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	anv: Enable SPV_KHR_16bit_storage and VK_KHR_16bit_storage... Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Jason Ekstrand	i965/fs: Enables 16-bit load_ubo with sampler Reviewed-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965/fs: Helpers for un/shuffle 16-bit pairs in 32...	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965/fs: Use byte scattered read for 16-bit load_ssbo	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965/fs: Add byte scattered read message and fs support	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Predicate byte scattered writes if needed	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Use byte_scattered_write on 16-bit store_ssbo Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965/fs: Add byte scattered write message and fs support Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Add remove_extra_rounding_modes optimization Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Enable rounding mode on f2f16 ops Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Define new shader opcode to set rounding modes Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965: Add support for control register	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Handle 32-bit to 16-bit conversions Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/fs: Remove BRW_REGISTER_TYPE_HF assert at get_exec_type	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	i965: Support for 16-bit base types in helper functions Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Alejandro Piñeiro	i965/vec4: Handle 16-bit types at type_size_xvec4	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	spirv/nir: Add support for SPV_KHR_16bit_storage	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	spirv: Enable FPRoundingMode decorator to nir operations	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	spirv/nir: Handle 16-bit types Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	nir: Handle fp16 rounding modes at nir_type_conversion_op	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	nir: Populate conversion opcodes to 16-bit types	commit \| commitdiff \| tree
2017-12-06	Jose Maria Casanova...	nir: Add rounding modes enum	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	nir: Add support for 16-bit types (half float, int16... Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	mesa/st: Handle 16-bit types at st_glsl_storage_type_size()	commit \| commitdiff \| tree
2017-12-06	Eduardo Lima Mitev	glsl: Add 16-bit types Signed-off-by: Jose Maria Casanova Crespo <jmcasanova@igalia.com>	commit \| commitdiff \| tree

RSS Atom