projects / gem5.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
mem-cache: Fix MSHR whole line write tracking
2019-10-22 Giacomo Travagliniconfigs: Clean setupBootLoader signature
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-22 Giacomo Travagliniconfigs: Do not assume bootmem is a System child
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-22 Giacomo Travaglinidev-arm, configs: Using _on_chip_memory for on chip...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-16 Giacomo Travaglinibase: Using scoped string in DPRINTFNR
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-16 Giacomo Travaglinibase: Fix gem5.fast compilation
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-15 Giacomo Travaglinidev-arm: Carve out a portion of VExpress_GEM5 for the...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-15 Giacomo Travagliniconfigs: Add simpleSystem helper to generate devices...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-10 Giacomo Travagliniarch-arm: Move generateDtb to ArmSystem
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-10 Giacomo Travaglinidev-arm, configs: Remove RealViewPBX platform
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-03 Giacomo Travagliniarch-arm: Annotate CM flag in AA64 CM Instructions
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-03 Giacomo Travagliniarch-arm: Set CM bit in DataAbort
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-02 Giacomo Travaglinisim: Mark System::getThreadContext method as const
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-10-02 Giacomo Travagliniarch-arm: Create helper for sending events (SEV)
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-19 Giacomo Travaglinidev-arm: Conditionally enable HDLcd when doing DTB...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-19 Giacomo Travaglinidev-arm: Add HDLcd DTB autogeneration
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-19 Giacomo Travagliniarch-arm: PSTATE.PAN changes should inval cached regs...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-18 Giacomo Travagliniarch-arm: Fix Data Abort ISS when caused by Atomic...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-18 Giacomo Travagliniarch-arm: ISV bit in DataAbort should check for translation...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-18 Giacomo Travagliniarch-arm: PSTATE.PAN affecting EL2 only when HCR_EL2...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-16 Giacomo Travaglinidev-arm: Allow IOMMU binding to HDLcd
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-13 Giacomo Travaglinidev-arm: Store the IOMMU reference from within the...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-13 Giacomo Travaglinidev: Enable DTB IOMMU binding with a DMA object
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Reset HPPI when clearing an LPI
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Add resetHppi method in the GICv3 cpu interface
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Cleanup GICv3 initialization
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Initialize GICD_TYPER once at construction...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Writes to IGRPEN1_EL3 triggering update
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Fix GICv3 ITS cmdq wrapping
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Fix mapping between IGRPEN1_EL3 and IGRPEN1_EL1
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-09 Giacomo Travaglinidev-arm: Implement message-based SPIs
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-07 Giacomo Travaglinidev-arm: Add GICD_SGIR register
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev: Enable Terminal output's dump to stdout
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: State update when setting MISCREG_ICC_IGRPENx...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_IGRPEN1_EL1 using AA64...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_AP1R0_EL1 using AA64...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_CTLR_EL1 using AA64...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: MISCREG_ICC_BPR1_EL1 using AA64 banking
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Add read/writeBanked helpers to GICv3
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: Add explicit AArch64 MiscReg banking
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: Use same template across all MSR inst
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: SySDC64 Instructions (CMO) using MiscRegIndex
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Rewrite ICC_BPR0/ICC_BPR1 handling
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Add GICv3 unimplemented Hyp Active Priorities...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Allow 32-bit access to GITS_TYPER
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Cpu interface groupEnabled check for global...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Check if INTID group is enabled when reading...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Writing GICD_CTLR should trigger an update
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Rewrite GICv3 update
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Fix GICv3 IGRPMOD writes
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: SGI registers undecoded in AArch32
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travagliniarch-arm: Fix read/setMiscReg for AArch32 GICv3 ICC...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-06 Giacomo Travaglinidev-arm: Fix SGI generation
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-09-05 Giacomo Travaglinidev-arm: Improper translation slot release in SMMUv3
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-30 Giacomo Travagliniarm,kvm: Fix python imports from global namespace
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-26 Giacomo Travaglinidev-arm: Fix GICv3 ITS indexing error
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-26 Giacomo Travaglinidev-arm: Fix GITS_BASER initialization/access
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-22 Giacomo Travaglinidev-arm: Start using GITS_CTLR.quiescent bit
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-22 Giacomo Travaglinidev-arm: Allow 32 bit accesses to GITS_C(WRITER/READR...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travaglinidev-arm: Add redistributor-stride property to GICv3
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travagliniarch-arm: Replace occ of opModeToEL(currOpMode/cpsr...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travagliniarch-arm: Replace direct use cpsr.el with currEL helper
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travagliniarch-arm: Overload currEL helper with CPSR argument
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travagliniarch-arm: Rewrite the currEL helper method to use opModeToEL
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travaglinidev-arm: Add GITS_PIDR2 register to the ITS memory map
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-20 Giacomo Travaglinidev-arm: Add Gicv3Distributor members for GICv3 GICD_PIDRx
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-12 Giacomo Travaglinidev-arm: Enable DTB autogeneration in GICv3
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-12 Giacomo Travaglinidev-arm: Fix PCI node's interrupt-map property
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-12 Giacomo Travaglinidev-arm: Use FdtState to generate GIC properites
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-12 Giacomo Travaglinipython: FdtState using interrupt-cells
 commit | commitdiff | tree
2019-08-07 Giacomo Travaglinidev-arm: Perform SMMUv3 CFG Invalidation at device...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-05 Giacomo Travagliniarch-arm: Implement ARMv8.1-PAN, Privileged access...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-08-05 Giacomo Travagliniarch-arm: Rewrite MSR immediate instruction class
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-30 Giacomo Travaglinidev-arm: Rewrite SMMUv3 Commands
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: Fix SMMUv3 CMDQ wrapping
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: Polish SMMUv3 CMDQ setup
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: Define enum masks for SMMU_CR0 register
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: TnSZ fields need to be cached in SMMUv3::ConfigCache
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: SMMUv3 Table walks using TnSZ
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-25 Giacomo Travaglinidev-arm: Use override keyword for SMMUv3 PTOPS
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-19 Giacomo Travagliniarch-arm: Implement ARMv8.1-HPD, Hierarchical permission...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-19 Giacomo Travagliniarch-arm: Add HPD bit for TCR_EL2/EL3
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-19 Giacomo Travagliniarch-arm: Clean Fault generation when processing Long...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-17 Giacomo Travagliniarch-arm: Use ExceptionLevel type in TlbEntry
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-16 Giacomo Travaglinidev-arm: Fix SMMUv3 ContextDescriptor pointer shift
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-16 Giacomo Travaglinicpu: isDrained renamed to isCpuDrained
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-07-01 Giacomo Travaglinidev-arm: Use global import path for MemObject
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-26 Giacomo Travaglinidev-arm: Remove un-needed Q_CONS_PROD_MASK macro
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-20 Giacomo Travagliniconfigs: Fix NULL dram-lowp regressions
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-17 Giacomo Travagliniarch-arm: Move the memacc_code before op_wb in fp loads
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-17 Giacomo Travaglinidev-arm: Reapply GICv3 changes that were lost during...
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-09 Giacomo Travaglinibase: Provide a getter for Fiber::started boolean variable
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-09 Giacomo Travaglinibase: Rename TestFiber into SwitchingFiber
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-06-07 Giacomo Travagliniarch-arm: Fix WalkerState,Descriptors default constructor
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-24 Giacomo Travagliniarch-arm: Fix fallthrough when trapping at EL2
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-23 Giacomo Travagliniarch-arm: Trap virtual accesses to GICv3 SGI registers
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-23 Giacomo Travagliniarch-arm: Expose haveGicv3CPUInterface to the ISA interface
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-23 Giacomo Travagliniarch-arm: Change mcrMrc15TrapToHyp signature
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-22 Giacomo Travaglinidev-arm: Provide a GICv3 ITS Implementation
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-14 Giacomo TravagliniRevert "cpu: fix how a thread starts up in MinorCPU"
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2019-05-14 Giacomo TravagliniRevert "cpu: stop scheduling suspended threads in MinorCPU"
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
next