Add support for RISC-V architecture.