[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V