projects
/
gem5.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
ext: Add timing indications to every TestCase
2020-09-29
Giacomo Travaglini
ext: Add timing indications to every TestCase
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-22
Giacomo Travaglini
dev-arm: Implement GICv4.1 GICD_TYPER2 as RES0
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-22
Giacomo Travaglini
arch-arm: TLBI ALLE2IS should broadcast to the IS domain
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-13
Giacomo Travaglini
arch-arm: Fix ArmISA namespace requirement for Arm KVM
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-09
Giacomo Travaglini
arch-arm: Fix ArmISA namespace requirement for TME...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Fix coding style in addressTranslation methods
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Check if PAC is implemented before executing...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Introduce HavePACExt helper
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Rewrite addressTranslation to use BitUnions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Remove deadcode from AArch64 address translation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Refactor Address Translation (AT) code
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Early checking if debug is enabled in TLB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Rename SelfDebug member variables
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Remove setters from SoftwareStep
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Add Xen compilation to gen_arm_fs_files.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Remove dependency check
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Allow the short -j option in gen_arm_fs_files.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Change gen_arm_fs_files.py to allow selective...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Use isSecure variable for Stage2Lookup
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix physmem NS attribute in VMSAv8-32 descriptors
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: VSTTBR_EL2 doesn't contain a VMID field
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Disable HVC when SCR_EL3.HCE is 0
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix XN in TLB permissions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix SoftwareStep::debugExceptionReturnSS
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
arch-arm: Reduce boilerplate when extracting SelfDebug...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
dev-arm: Fix <timer>_CTL_EL<x>.ISTATUS when masking...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Avoid code duplication in Pl111
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Relax size constraint on AMBA ID registers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: generateBasicPioDeviceNode requiring an ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Fix DTB autogen for HDLcd
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make the Sp805 use the new ArmInterruptPin...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Sp804 use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make AmbaInt/DmaDevice use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Pl011 UART use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Introduce the active boolean for ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive PPIs in GICv3
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive SPIs in GICv3
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Gicv3 maintenance interrupt never cleared
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Check for security attribute when writing...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Remove SPI/PPI range check in Gicv3 class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-15
Giacomo Travaglini
arch-arm: AddressSize check on translateMmuOff for...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix coding style in self_debug.[cc, hh]
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Remove getters/setters from SelfDebug class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix pmc == on SelfDebug
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Move breakpoint/watchpoint check out of the TLB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Style fixes for src/dev/arm/gic_v2.hh
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Implement Level Sensitive PPIs in GICv2
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Use getIntConfig when reading/writing GICD_ICFGR
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Move GICv2 intConfig for consistency
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from results.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from main.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from configuration.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
sim: Fix -Werror=maybe-uninitialized in system.cc
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
arch-arm: Fix arm switcheroo regressions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-22
Giacomo Travaglini
scons: Add MARSHAL_XXFLAGS_EXTRA for the marshal object
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from runner.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from handlers.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from fixture.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from loader.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from helper.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from test_util.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove LogWrapper/TestLogWrapper from log.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Fix the MakeFixture setup
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Avoid specifying empty interfaces and embrace...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove sandbox module from testlib
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
tests: log_call is not returning any value
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-14
Giacomo Travaglini
tests: Use default None argument in makeArmSystem
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-08
Giacomo Travaglini
misc: Remove any reference to the ALPHA ISA
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-28
Giacomo Travaglini
system: Remove CNTFRQ_EL0 write from arm64 boot
commit
|
commitdiff
|
tree
2020-05-28
Giacomo Travaglini
dev-arm: Make CNTFRQ a GenericTimer parameter
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-14
Giacomo Travaglini
misc: Add Arm contributions to gem5-20 RELEASE-NOTES.md
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-12
Giacomo Travaglini
scons: Add readCommandWithReturn helper
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: SVE instruction in EL1s cannot be trapped...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: CPTR.FPEN controlling SVE enablement
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-09
Giacomo Travaglini
arch-arm: Remove checkSveTrap method
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
python: Manually convert float to int when using %x
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
util: Make cpt_upgraders python3 compatible
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-06
Giacomo Travaglini
util: Port git hooks to python3
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-05-04
Giacomo Travaglini
arch-arm: Decode SEVL instruction for A32 and T32 IS
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-28
Giacomo Travaglini
configs: Do not require args.kernel to be set in baremetal.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-28
Giacomo Travaglini
sim, arch-arm: Restore capability of running without...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-27
Giacomo Travaglini
arch-arm: SVE instructions do not use AHP format
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-27
Giacomo Travaglini
arch-arm: Do not increment exponent if FPSCR.FZ in...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Use workloads.py in baremetal.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Produce list of workload types in workloads.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-23
Giacomo Travaglini
configs: Add an example workloads module
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-21
Giacomo Travaglini
configs: Add --machine-type option to baremetal.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-21
Giacomo Travaglini
configs: Add --semi-path option to baremetal.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-19
Giacomo Travaglini
arch-sparc: MAP_32BIT does not exist on solaris
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-15
Giacomo Travaglini
tests: Run realview(64) tests with VExpress_GEM5_Foundation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-15
Giacomo Travaglini
arch-arm: Override ISA::takeOverFrom for the Arm ISA
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-15
Giacomo Travaglini
arch, cpu: Add a takeOverFrom method for switching...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-15
Giacomo Travaglini
arch-arm: Remove unnecessary haveGICv3CPUInterface
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-14
Giacomo Travaglini
tests: Fail checkpoint regressions if no cpt has been...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-14
Giacomo Travaglini
tests: Reduce checkpoint interval used by realview...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-14
Giacomo Travaglini
dev-arm: Fix checkpointing for the GenericTimer
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-14
Giacomo Travaglini
arch-arm: Handle empty object_file scenario in ArmFsWorkload
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-06
Giacomo Travaglini
arch-arm: CNTHCTL trap to EL2 only if ARMv8.6-ECV implemented
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-04-01
Giacomo Travaglini
configs: Enabling SimObj CLI for baremetal platform
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-03-30
Giacomo Travaglini
dev-arm: Fix pci_mem_base setting in VExpress_GEM5_Base
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
next