projects
/
gem5.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
arch-arm: Fix implementation of TLBI_VMALL instructions
2020-11-03
Giacomo Travaglini
arch-arm: Fix implementation of TLBI_VMALL instructions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-03
Giacomo Travaglini
arch-arm: Add el2Enabled cached variable
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-03
Giacomo Travaglini
cpu, fastmodel: Remove the old getDTBPtr/getITBPtr...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
dev-arm: Instantiate SCMI in VExpress_GEM5 platforms
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
dev-arm: SCMI Implementation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
dev-arm: Implement Arm MHU (Message Handling Unit)
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
tests: System is expecting a kvm_vm param for KvmVM
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
kvm, arm: Add parameter to force simulation of Gicv2
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
dev-arm: Add doorbell interface class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-11-02
Giacomo Travaglini
dev-arm: Define a ParentMem object for DTB autogen
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-27
Giacomo Travaglini
sim: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-27
Giacomo Travaglini
arch-x86: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-27
Giacomo Travaglini
arch-sparc: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-27
Giacomo Travaglini
arch-riscv: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-26
Giacomo Travaglini
mem: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-23
Giacomo Travaglini
arch-arm: Fix implementation of TLBI ALLEx instructions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-23
Giacomo Travaglini
arch-arm: Rewrite the TLB flushing interface
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-23
Giacomo Travaglini
arch-arm: Reimplement TLB::flushAll
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-23
Giacomo Travaglini
arch-arm: TLBIALL/TLBIASID/TLBIMVA base classes for...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-21
Giacomo Travaglini
arch: Use getTlb in BaseMMU to reduce boilerplate
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-21
Giacomo Travaglini
arch-arm: Replace any getDTBPtr/getITBPtr usage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-21
Giacomo Travaglini
cpu: Remove unused demapInstPage and demapDataPage
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-21
Giacomo Travaglini
misc: BaseCPU using ArchMMU instead of ArchDTB/ArchITB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-20
Giacomo Travaglini
dev-arm: Adding a SRAM in VExpress_GEM5_V1
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
arch-arm: Implement ArmPMU DTB generation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
dev: Use generateFdtProperty in the PioDevice
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
dev-arm: Use generateFdtProperty in the GenericTimer
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
dev-arm: Automate FdtProperty generation with ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
dev-arm, fastmodel: Rewrite Gic.interruptCells
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-17
Giacomo Travaglini
dev-arm: Define ArmInterruptType
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-15
Giacomo Travaglini
configs: Remove dangling reference to bus port in devices.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-08
Giacomo Travaglini
arch-arm: Default ArmSystem to AArch64
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-07
Giacomo Travaglini
fastmodel: Add IrisMMU model
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-10-07
Giacomo Travaglini
arch: Add generic BaseMMU
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-30
Giacomo Travaglini
cpu: Never use a empty byteEnable
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-30
Giacomo Travaglini
arch-x86: Add byteEnable mask in x86 memhelpers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-30
Giacomo Travaglini
arch-arm: Using new "raw" memhelpers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-30
Giacomo Travaglini
arch: Add raw read/writeMem helpers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-30
Giacomo Travaglini
arch: Do value-initialization for MemOperand
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-29
Giacomo Travaglini
ext: Add timing indications to every TestCase
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-22
Giacomo Travaglini
dev-arm: Implement GICv4.1 GICD_TYPER2 as RES0
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-22
Giacomo Travaglini
arch-arm: TLBI ALLE2IS should broadcast to the IS domain
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-13
Giacomo Travaglini
arch-arm: Fix ArmISA namespace requirement for Arm KVM
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-09-09
Giacomo Travaglini
arch-arm: Fix ArmISA namespace requirement for TME...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Fix coding style in addressTranslation methods
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Check if PAC is implemented before executing...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-28
Giacomo Travaglini
arch-arm: Introduce HavePACExt helper
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Rewrite addressTranslation to use BitUnions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Remove deadcode from AArch64 address translation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-26
Giacomo Travaglini
arch-arm: Refactor Address Translation (AT) code
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Early checking if debug is enabled in TLB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Rename SelfDebug member variables
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-18
Giacomo Travaglini
arch-arm: Remove setters from SoftwareStep
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Add Xen compilation to gen_arm_fs_files.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Remove dependency check
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Allow the short -j option in gen_arm_fs_files.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-15
Giacomo Travaglini
util: Change gen_arm_fs_files.py to allow selective...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Use isSecure variable for Stage2Lookup
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix physmem NS attribute in VMSAv8-32 descriptors
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: VSTTBR_EL2 doesn't contain a VMID field
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Disable HVC when SCR_EL3.HCE is 0
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix XN in TLB permissions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-14
Giacomo Travaglini
arch-arm: Fix SoftwareStep::debugExceptionReturnSS
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
arch-arm: Reduce boilerplate when extracting SelfDebug...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-08-10
Giacomo Travaglini
dev-arm: Fix <timer>_CTL_EL<x>.ISTATUS when masking...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Avoid code duplication in Pl111
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Relax size constraint on AMBA ID registers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: generateBasicPioDeviceNode requiring an ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Fix DTB autogen for HDLcd
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make the Sp805 use the new ArmInterruptPin...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Sp804 use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make AmbaInt/DmaDevice use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Make Pl011 UART use the ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-30
Giacomo Travaglini
dev-arm: Introduce the active boolean for ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive PPIs in GICv3
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Implement LevelSensitive SPIs in GICv3
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-23
Giacomo Travaglini
dev-arm: Gicv3 maintenance interrupt never cleared
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Check for security attribute when writing...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-21
Giacomo Travaglini
dev-arm: Remove SPI/PPI range check in Gicv3 class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-15
Giacomo Travaglini
arch-arm: AddressSize check on translateMmuOff for...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix coding style in self_debug.[cc, hh]
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Remove getters/setters from SelfDebug class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Fix pmc == on SelfDebug
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-13
Giacomo Travaglini
arch-arm: Move breakpoint/watchpoint check out of the TLB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Style fixes for src/dev/arm/gic_v2.hh
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Implement Level Sensitive PPIs in GICv2
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Use getIntConfig when reading/writing GICD_ICFGR
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-07-11
Giacomo Travaglini
dev-arm: Move GICv2 intConfig for consistency
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from results.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from main.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-26
Giacomo Travaglini
ext: Remove dead code from configuration.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
sim: Fix -Werror=maybe-uninitialized in system.cc
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-25
Giacomo Travaglini
arch-arm: Fix arm switcheroo regressions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-22
Giacomo Travaglini
scons: Add MARSHAL_XXFLAGS_EXTRA for the marshal object
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from runner.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from handlers.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from fixture.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from loader.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from helper.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2020-06-18
Giacomo Travaglini
ext: Remove dead code from test_util.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
next