git.libre-soc.org Git - yosys.git/search

2019-12-31	Eddie Hung	abc9_ops -prep_dff cope with lack of holes module	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Rename struct	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Merge remote-tracking branch 'origin/xaig_dff' into...	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Add -D DFF_MODE to abc9_map test	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Move Pass::call() out of abc9_ops into abc9	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Cleanup	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Use function arg	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	holes_module to be whitebox	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Rid unnecessary if	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Get rid of holes_mode	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Add abc9_ops -prep_holes	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Add abc9_ops -prep_dff	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Restore count_outputs, move process check to abc	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Fix struct name	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Merge remote-tracking branch 'origin/xaig_dff' into...	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Remove delay targets doc	commit \| commitdiff \| tree
2019-12-31	Eddie Hung	Merge remote-tracking branch 'origin/master' into eddie...	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	write_xaiger to use scratchpad for stats; cleanup abc9	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Grammar	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Remove submod changes	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Update timings for Xilinx S7 cells	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Remove unused	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Do not offset FD* box timings due to -46ps Tsu	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Call "proc" if processes inside whiteboxes	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Merge remote-tracking branch 'origin/master' into xaig_dff	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Add CHANGELOG entry, add abc9_{flop,keep} attr to README.md	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Tidy up abc9_map.v	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Add "synth_xilinx -dff" option, cleanup abc9	commit \| commitdiff \| tree
2019-12-30	Eddie Hung	Grammar	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	abc9_techmap -> _map; called from abc9 script pass...	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	Rename abc9.cc -> abc9_techmap.cc	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	Update resource count	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	Nitpick cleanup for ecp5	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	Add #1598 testcase	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	write_xaiger: inherit port ordering from original module	commit \| commitdiff \| tree
2019-12-28	Eddie Hung	Revert "Merge pull request #1598 from YosysHQ/revert...	commit \| commitdiff \| tree
2019-12-27	Eddie Hung	Merge branch 'master' of github.com:YosysHQ/yosys	commit \| commitdiff \| tree
2019-12-27	Eddie Hung	write_xaiger: simplify c{i,o}_bits	commit \| commitdiff \| tree
2019-12-27	Eddie Hung	Really fix it!	commit \| commitdiff \| tree
2019-12-27	Eddie Hung	write_xaiger: fix arrival times for non boxes	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Add DSP cascade tests	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Fix OPMODE for PCIN->PCOUT cascades in xc6s, check...	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Fix CEA/CEB check	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Fix checking CE[AB] and for direct connections	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Support unregistered cascades for A and B inputs	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Add DSP48A* PCOUT -> PCIN cascade support	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	Disable clock domain partitioning in Yosys pass, let...	commit \| commitdiff \| tree
2019-12-23	Eddie Hung	write_xaiger to opt instead of just clean whiteboxes	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	Merge remote-tracking branch 'origin/master' into xaig_dff	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	Add abc9_arrival times for RAM{32,64}M	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	Merge remote-tracking branch 'origin/master' into xaig_dff	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	Add RAM{32,64}M to abc9_map.v	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	Put specify/endspecify inside ``	commit \| commitdiff \| tree
2019-12-20	Eddie Hung	write_xaiger: only instantiate each whitebox cell type...	commit \| commitdiff \| tree
2019-12-19	Eddie Hung	Add RAM{32,64}M to abc9_map.v	commit \| commitdiff \| tree
2019-12-19	Eddie Hung	Split into $__ABC9_ASYNC[01], do not add cell->type...	commit \| commitdiff \| tree
2019-12-19	Eddie Hung	Merge remote-tracking branch 'origin/master' into xaig_dff	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Bump ABC again	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Interpret "abc9 -lut" as lut string only if [0-9:]	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Add "scratchpad" to CHANGELOG	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Merge branch 'master' of github.com:YosysHQ/yosys	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Remove &verify -s	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Bump ABC for upstream fix	commit \| commitdiff \| tree
2019-12-18	Eddie Hung	Use pool<> instead of std::set<> to preserver ordering	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	aiger frontend to user shorter, $-prefixed, names	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Cleanup xaiger, remove unnecessary complexity with...	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	read_xaiger to cope with optional '\n' after 'c'	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Cleanup	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Do not sigmap	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Revert "Use sigmap signal"	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	abc9 needs a clean afterwards	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Enforce non-existence	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flop	commit \| commitdiff \| tree
2019-12-17	Eddie Hung	Use sigmap signal	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Update doc	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Skip $inout transformation if not a PI	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Revert "write_xaiger: use sigmap bits more consistently"	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Add another test	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	More sloppiness, thanks @dh73 for spotting	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Accidentally commented out tests	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Add unconditional match blocks for force RAM	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Oops	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Merge blockram tests	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Update xc7/xcu bram rules	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Implement 'attributes' grammar	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Merge branch 'diego/memattr' of https://github.com...	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Merge branch 'eddie/xilinx_lutram' of github.com:YosysHQ...	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Populate DID/DOD even if unused	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	Rename *RAM{32,64}M rules to RAM{32X2,64X1}Q	commit \| commitdiff \| tree
2019-12-16	Eddie Hung	write_xaiger: use sigmap bits more consistently	commit \| commitdiff \| tree
2019-12-14	Eddie Hung	Name inputs/outputs of aiger 'i%d' and 'o%d'	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Disable RAM16X1D test	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Disable RAM16X1D match rule; carry-over from LUT4 arches	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	RAM64M8 to also have [5:0] for address	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Remove extraneous synth_xilinx call	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Add tests for these new models	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Add RAM32X6SDP and RAM64X3SDP modes	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Fix RAM64M model to have 6 bit address bus	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Add #1460 testcase	commit \| commitdiff \| tree
2019-12-13	Eddie Hung	Add memory rules for RAM16X1D, RAM32M, RAM64M	commit \| commitdiff \| tree
next

RSS Atom